代码搜索结果

/* WARNING: Do NO<mark>T</mark> edi<mark>t</mark> <mark>t</mark>he inpu<mark>t</mark> and ou<mark>t</mark>pu<mark>t</mark> por<mark>t</mark>s in <mark>t</mark>his file in a <mark>t</mark>ex<mark>t</mark> edi<mark>t</mark>or if you plan <mark>t</mark>o con<mark>t</mark>inue edi<mark>t</mark>ing <mark>t</mark>he block <mark>t</mark>ha<mark>t</mark> represen<mark>t</mark>s i<mark>t</mark> in <mark>t< ...

\t (00:00:03) allegro 15.7 p007 (v15-7-42E) i86 \t (00:00:03) \t (00:00:03) Starting new drawing... \i (00:00:04) trapsize 731 \i (00:00:04) trapsize 857 \i (00:00:04) trapsize 857 \i (00:00:

\t (00:00:07) allegro 15.7 p007 (v15-7-42E) i86 \t (00:00:07) \t (00:00:08) Starting new drawing... \t (00:00:08) Grids are drawn 400.0, 400.0 apart for enhanced viewability. \i (00:00:08) trap

\t (00:00:00) sigwave 15.7 p007 (v15-7-42E) i86 \t (00:00:00) (00:00:00) Loading sigwave.cxt \i (00:00:00) setwindow main \i (00:00:00) deselect all \i (00:00:00) zoom fit \i (00:00:08) s

\t (00:00:00) sigwave 15.7 p007 (v15-7-42E) i86 \t (00:00:00) (00:00:00) Loading sigwave.cxt \i (00:00:00) setwindow main \i (00:00:00) deselect all \i (00:00:00) zoom fit \i (00:00:14) e

\t (00:00:03) allegro 15.7 p007 (v15-7-42E) i86 \t (00:00:03) \t (00:00:03) Opening existing drawing... (00:00:04) Loading signal.cxt \d (00:00:05) Database opened: E:/class_cadence/Minisys

\t (00:00:09) allegro 15.7 p007 (v15-7-42E) i86 \t (00:00:09) \t (00:00:09) Opening existing drawing... \d (00:00:10) Database opened: E:/class_cadence/Minisystem/DSPsystem.brd \t (00:00:10) Gr

\t (00:00:00) sigxp 15.7 p007 (v15-7-42E) i86 \t (00:00:00) \t (00:00:00) Starting new drawing... \t (00:00:00) Grids are drawn 400.0, 400.0 apart for enhanced viewability. \i (00:00:00) trapsi

\t (00:00:00) sigxp 15.7 p007 (v15-7-42E) i86 \t (00:00:00) \t (00:00:00) Starting new drawing... \t (00:00:00) Grids are drawn 400.0, 400.0 apart for enhanced viewability. \i (00:00:00) trapsi