代码搜索结果

module vga_time_generator( input pixel_clk, input [11:0]h_disp, input [11:0]h_fporch, input [11:0]h_sync, input [11:0]h_bporch, input [11:0]v_disp, input [11:0]v_fporch, input [

module vga_time_generator( input pixel_clk, input [11:0]h_disp, input [11:0]h_fporch, input [11:0]h_sync, input [11:0]h_bporch, input [11:0]v_disp, input [11:0]v_fporch, input [

////////////////////////////////////////////////////////////////////// //// //// //// eth_cop.v

select o_encvalue,o_orderdate_idx, o_shippriority_idx from enc_orders, enc_customer where o_custkey_idx = c_custkey_idx and o_orderdate_idx

//Legal N<mark>o</mark>tice: (C)2005 Altera C<mark>o</mark>rp<mark>o</mark>rati<mark>o</mark>n. All rights reserved. Y<mark>o</mark>ur //use <mark>o</mark>f Altera C<mark>o</mark>rp<mark>o</mark>rati<mark>o</mark>n's design t<mark>o</mark><mark>o</mark>ls, l<mark>o</mark>gic functi<mark>o</mark>ns and <mark>o</mark>ther //s<mark>o</mark>ftware and t<mark>o</mark><mark>o</mark>ls, and its AMPP par ...

//Legal N<mark>o</mark>tice: (C)2005 Altera C<mark>o</mark>rp<mark>o</mark>rati<mark>o</mark>n. All rights reserved. Y<mark>o</mark>ur //use <mark>o</mark>f Altera C<mark>o</mark>rp<mark>o</mark>rati<mark>o</mark>n's design t<mark>o</mark><mark>o</mark>ls, l<mark>o</mark>gic functi<mark>o</mark>ns and <mark>o</mark>ther //s<mark>o</mark>ftware and t<mark>o</mark><mark>o</mark>ls, and its AMPP par ...

/*------------------------------------------------------------------*- PC_O.h (v1.00) ------------------------------------------------------------------ - see PC_O.h for details.

// synopsys translate_off `include "timescale.v" // synopsys translate_on `include "sdram_defines.v" module wb_sdram ( wb_clk_i, wb_rst_i, wb_dat_i, wb_dat_o, wb_adr_i, w

R II01 O01 DI08010083 O3F3040E9 II0C O01 DI0C O01 R DI70A3 O0080 R R R DI70 O00 DI70 O00 DI05 O01 DI33 O80 R R

II0B O01 DI0D O00 DI0000 O1C80 II0C O01 DI00 O00 II08 O01 II0B O01 DI0D O00 DI0000 O1C80 II0C O01 DI01 O00 II0B O01 DI0000 O0000 DI08 O00 DI0000 O0000 DI00