代码搜索：B

找到约 10,000 项符合「B」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/15815/541911

gif a_b.gif

·
www.eeworm.com/read/15815/542094

gif a_b.gif

·
www.eeworm.com/read/15915/556134

gif a_b.gif

·
www.eeworm.com/read/15915/556317

gif a_b.gif

·
www.eeworm.com/read/16360/670510

vhw b.vhw

-- F:\VHDL\SHUZIZHONG\SHUZIZHONG -- VHDL Test Bench created by -- HDL Bencher 6.1i -- Sun Dec 07 11:36:11 2008 -- -- Notes: -- 1) This testbench has been automatically generated from -- your
·
www.eeworm.com/read/16360/670562

fdo b.fdo

## NOTE: Do not edit this file. ## Autogenerated by ProjNav (creatfdo.tcl) on Sun Dec 07 11:36:11 中国标准时间 2008 ## vlib work vcom -93 -explicit minute.vhdl vcom -93 -explicit b.vhw vsim -t 1ps
·
www.eeworm.com/read/16360/670574

udo b.udo

-- ProjNav VHDL simulation template: b.udo -- You may edit this file after the line that starts with -- '-- START' to customize your simulation -- START user-defined simulation commands
·
www.eeworm.com/read/16360/670579

tbw b.tbw

·
www.eeworm.com/read/16360/670596

ant b.ant

-- F:\VHDL\SHUZIZHONG\SHUZIZHONG -- VHDL Annotation Test Bench created by -- HDL Bencher 6.1i -- Sun Dec 07 11:36:11 2008 LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_ARITH.ALL;
·
www.eeworm.com/read/16360/670618

tdo b.tdo

## NOTE: Do not edit this file. ## Auto generated by Project Navigator for VHDL Post-PAR Simulation ## vlib work ## Compile Post-PAR Model for Module minute1 vcom -87 -explicit minute1_timesim.v
·