HSSDRC IP core is the configurable universal SDRAM controller with adaptive bank control and adaptive command pipeline. HSSDRC IP core and IP core testbench has been written on SystemVerilog and has been tested in Modelsim. HSSDRC IP core is licensed under MIT License
资源简介:HSSDRC IP core is the configurable universal SDRAM controller with adaptive bank control and adaptive command pipeline. HSSDRC IP core and IP core testbench has been written on SystemVerilog and has been tested in Modelsim. HSSDRC IP ...
上传时间: 2017-06-25
上传用户:皇族传媒
资源简介:详细介绍了ALTERA器件的IP CORE以及如何使用SDR SDRAM CONTROL
上传时间: 2016-04-12
上传用户:685
资源简介:bluez is the standed offical bluetooth stack with all lib source under linux.
上传时间: 2014-05-25
上传用户:稀世之宝039
资源简介:This is the machine-generated representation of a Handle Graphics object and its children. Note that handle values may change when these objects are re-created. This may cause problems with any callbacks written to depend on the value o...
上传时间: 2013-12-17
上传用户:miaochun888
资源简介:This CD-ROM is distributed by Kluwer Academic Publishers with ABSOLUTELY NO SUPPORT and NO WARRANTY from Kluwer Academic Publishers. Use or reproduction of the information provided on this CD-ROM for commercial gain is strictly prohibited....
上传时间: 2013-12-24
上传用户:zyt
资源简介:SDRAM controller For Altera SOPC Builder and NIOS on DE2 kit board
上传时间: 2015-11-25
上传用户:tuilp1a
资源简介:This paper reviews the techniques that have been developed for error control and concealment in the past 10–15 years
上传时间: 2014-01-19
上传用户:familiarsmile
资源简介:PC Host used for controlling and command exchanging to the SPI flash memory controller which enables reading, writing and bulk erasing of SPI flash memories such as ST25p16 and 25p32 used on the WGT624V3 Netgear s router.
上传时间: 2013-12-24
上传用户:小码农lz
资源简介:fpga 8051单片机IP核。This is version 1.3 of the MC8051 IP core
上传时间: 2015-06-12
上传用户:waitingfy
资源简介:8051的内核(vhdl) This is version 1.1. of the MC8051 IP core. 在FPGA上运行.供有精力的人研究.
上传时间: 2013-12-16
上传用户:gdgzhym
资源简介:This is version 1.4 of the MC8051 IP core.
上传时间: 2014-11-04
上传用户:1109003457
资源简介:---- ---- ---- WISHBONE Wishbone_BFM IP Core ---- ---- ---- ---- This file is part of the Wishbone_BFM project ---- ---- http://www.opencores.org/cores/Wishbone_BFM/ ---- ---- ---- ---- Description ---- ---- Implementation of Wishbon...
上传时间: 2016-09-03
上传用户:lanjisu111
资源简介:This is version 1.5 of the MC8051 IP core.
上传时间: 2017-04-21
上传用户:jeffery
资源简介:USBHostSlave is a USB 1.1 host and Device IP core. – Supports full speed (12Mbps) and low speed (1.5Mbps) operation. – USB Device has four endpoints, each with their own independent FIFO. – Supports the four types of USB data transfer...
上传时间: 2014-01-16
上传用户:sxdtlqqjl
资源简介:This is is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.
上传时间: 2013-12-21
上传用户:gonuiln
资源简介:The paper presents the CORDIC Algorithm, which has been implemented as an virtual component (IP core) in a VHDL simulation environment. The core is packaged as a soft (VHDL) macro and it implements all transcenden-tal functions. Analysis of...
上传时间: 2016-02-16
上传用户:wcl168881111111
资源简介:The GRLIB IP Library is an integrated set of reusable IP cores, designed for system-on-chip (SOC) development. The IP cores are centered around the common on-chip bus, and use a coherent method for simulation and synthesis. The library is v...
上传时间: 2013-12-20
上传用户:小眼睛LSL
资源简介:具体功能 It is the source code for spring. it include spring xml config, spring secutity, spring core, spring oxm tiger.
上传时间: 2015-08-27
上传用户:fnhhs
资源简介:RTL-lwIP is the porting of the lwIP TCP/IP stack to RTLinux-GPL.The focus of the RTL-lwIP stack is to reduce memory usage and code size, making RTL-lwIP suitable for use in small clients with very limited resources such as embedded syste...
上传时间: 2015-09-04
上传用户:ahljj
资源简介:This document describes the uIP TCP/IP stack. The uIP TCP/IP stack is an extremely small implementation of the TCP/IP protocol suite intended for embedded systems running low-end 8 or 16-bit microcon-trollers. The code size and RAM requirem...
上传时间: 2015-09-17
上传用户:zsjinju
资源简介:SNVision Library (.dll).是法国SpikeNet公司的核心视觉分析软件。 SNVision Library (.dll) is the true core of our technology. It is made of 50 fully documented functions for image processing and analysis. It is provided with "how to use" exam...
上传时间: 2013-11-30
上传用户:阳光少年2016
资源简介:The GRLIB IP Library is an integrated set of reusable IP cores, designed for system-on-chip (SOC) development. The IP cores are centered around a common on-chip bus, and use a coherent method for simulation and synthesis. The library is v...
上传时间: 2015-11-17
上传用户:D&L37
资源简介:This is a document of embedded system board PXA270L. the core is based on Xscale.
上传时间: 2015-11-27
上传用户:wfeel
资源简介:The 3850 group (spec.A QzROM version) is the 8-bit microcomputer based on the 740 family core technology.
上传时间: 2013-12-31
上传用户:ynwbosss
资源简介:The SDRAM controller is designed for the Virtex V300bg432-6. It s simulated with Micron SDRAM models. The design is verified with timing constraints at 115 MHZ.
上传时间: 2013-12-18
上传用户:yiwen213
资源简介:JXLayer is the universal decorator for Swing components, it means that you have a flexible way to enrich the visual appearance of your components
上传时间: 2014-01-20
上传用户:WMC_geophy
资源简介:This GLib version 2.16.1. GLib is the low-level core library that forms the basis for projects such as GTK+ and GNOME. It provides data structure handling for C, portability wrappers, and interfaces for such runtime functionality as an e...
上传时间: 2013-12-19
上传用户:tb_6877751
资源简介:The combinatorial core of the OVSF code assignment problem that arises in UMTS is to assign some nodes of a complete binary tree of height h (the code tree) to n simultaneous connections, such that no two assigned nodes (codes) are on th...
上传时间: 2014-01-19
上传用户:BIBI
资源简介:Raggedstone1 IP core. Raggedstone1 is a low-cost Spartan3 FPGA based PCI development board made by Enterpoint Ltd.
上传时间: 2013-12-01
上传用户:lps11188
资源简介:AVR IP core writen in VHDL. It is beta version, working even with AVR studio
上传时间: 2013-12-22
上传用户:wcl168881111111