Simulating Verilog RTL using Synopsys VCS Simulating Verilog RTL using Synopsys VCS 2024-03-16 6 verilog+learning