源码文件
A high-speed variable phase accumulator for an ADPLL architecture
variable step size 技术资料
汇集 variable step size 相关的电路原理图、PCB工程文件、单片机/FPGA源代码、数据手册与应用设计方案。
收录资源 200 份
全站深度检索
共匹配 200 份工程资源
· 第 7 / 20 页
技术文档
用char *malloc(unsigned size)函数向系统申请一次内存空间（如size=1000，单位为字节），用首次适应法 addr = (char *)fmalloc(unsigned size) 和 ffree(unsigned size,cha…
压缩工程
Welcome to Beginning Algorithms, a step-by-step introduction to computing algorithms for the real wo
Welcome to Beginning Algorithms, a step-by-step introduction to computing algorithms for the real world. Developers use algorithms…
电子书籍
learn jsp step by step 教程将jsp的学习化繁为简，有助于初学者快速入手
电路图纸
Embedded Linux Primer: A Practical, Real-World Approach presents a step-by-step walkthrough of porting Linux to custom boards and …
PDF文档
The MP1582 is a high frequency step-down switching regulator with integrated internalhigh-sid
压缩工程
The MP1582 is a high frequency step-down switching regulator with integrated internalhigh-sid
压缩工程
This getting started exercise will guide you through the step-by-step process of transforming a MATL
This getting started exercise will guide you through the step-by-step process of transforming a MATLAB floating-point model into a…
技术文档
Pad a file to desire file size under Linux
压缩工程
synthesizable code for shift register of user defined size