搜索结果

找到约 18 项符合 rising 的查询结果

软件设计/软件工程 rising free r ising fr

rising free r ising fr
https://www.eeworm.com/dl/684/219898.html
下载: 82
查看: 1045

单片机开发 /*SPI规范:Data is always clocked into the device on the rising edge of SCK a-*/ /* nd clocked out of

/*SPI规范:Data is always clocked into the device on the rising edge of SCK a-*/ /* nd clocked out of the device on the falling edge of SCK.All instruction-*/ /* s,addresses and data are transferred with the most significant bit(MSB) */ /* first.
https://www.eeworm.com/dl/648/261407.html
下载: 166
查看: 1161

模拟电子 使用时钟PLL的源同步系统时序分析

使用时钟PLL的源同步系统时序分析一)回顾源同步时序计算Setup Margin = Min Clock Etch Delay – Max Data Etch Delay – Max Delay Skew – Setup TimeHold Margin = Min Data Etch Delay – Max Clock Etch Delay + Min Delay Skew + Data Rate – Hold Time下面解释以上公式中各参数的意义:Etch Delay:与常说的飞行时 ...
https://www.eeworm.com/dl/571/21401.html
下载: 197
查看: 1050

电源技术 DN383 高电压电流模式降压转换器

  Low power standby requirements are typically associatedwith battery-powered systems. Automotive systems,for example, commonly require power supplies tomaintain output voltage regulation even under no-loadconditions—while drawing minimal quiescent current topreserve battery life. Ris ...
https://www.eeworm.com/dl/505/24308.html
下载: 83
查看: 1037

单片机编程 Input Signal Rise and Fall Tim

All inputs of the C16x family have Schmitt-Trigger input characteristics. These Schmitt-Triggers are intended to always provide proper internal low and high levels, even if anundefined voltage level (between TTL-VIL and TTL-VIH) is externally applied to the pin.The hysteresis of these inputs, howeve ...
https://www.eeworm.com/dl/502/31376.html
下载: 184
查看: 1077

单片机编程 介绍C16x系列微控制器的输入信号升降时序图及特性

All inputs of the C16x family have Schmitt-Trigger input characteristics. These Schmitt-Triggers are intended to always provide proper internal low and high levels, even if anundefined voltage level (between TTL-VIL and TTL-VIH) is externally applied to the pin.The hysteresis of these inputs, howeve ...
https://www.eeworm.com/dl/502/31379.html
下载: 182
查看: 1064

嵌入式Linux Embest Arm EduKit II Evaluation Board External Interrupt Test Example Please Select the trigger:

Embest Arm EduKit II Evaluation Board External Interrupt Test Example Please Select the trigger: 1 - Falling trigger 2 - Rising trigger 3 - Both Edge trigger 4 - Low level trigger 5 - High level trigger any key to exit... Press the buttons push buttons may have glitch noise problem EINT6 ...
https://www.eeworm.com/dl/653/206789.html
下载: 178
查看: 1050

Linux/Unix编程 电路仿真程序 Classic Ladder is coded 100% in C.It can be used for educational purposes or anything you wan

电路仿真程序 Classic Ladder is coded 100% in C.It can be used for educational purposes or anything you want... The graphical user interface uses GTK. In the actual version, the following elements are implemented : * Booleans elements * Rising / falling edges * Timers * Monostables * Compare o ...
https://www.eeworm.com/dl/619/285528.html
下载: 71
查看: 1102

VHDL/FPGA/Verilog vhdl编写

vhdl编写,8b—10b 编解码器设计 Encoder: 8b/10b Encoder (file: 8b10b_enc.vhd) Synchronous clocked inputs (latched on each clock rising edge) 8-bit parallel unencoded data input KI input selects data or control encoding Asynchronous active high reset initializes all logic Encoded data output ...
https://www.eeworm.com/dl/663/292193.html
下载: 156
查看: 1052

Java编程 Finally: a hands-on, Java-centric workbook companion for the classic Design Patterns! Workbook appro

Finally: a hands-on, Java-centric workbook companion for the classic Design Patterns! Workbook approach deepens your understanding, builds your confidence, and strengthens your skills. Covers all five categories of design pattern intent: interfaces, responsibility, construction, operations, and exte ...
https://www.eeworm.com/dl/633/322766.html
下载: 26
查看: 1134