800A全自动STC单片机实验开发板软硬件说明:① 将下载编程通信线的DB9串行通信RS232插头，插入PC机的RS232串行通信座，用以实现对STC单片机下载编程的通信。② 将下载编程通信线的USB插头（与DB9串行通信RS232插头线较短的一端，注意别搞错，否则不能工作），插入PC机的USB通信座，用以实现对全自动STC单片机实验开发板的供电。③ 将下载编程通信线的USB插头（与DB9串行通信RS232插头线较长的一端，注意别搞错，否则不能工作），插入全自动STC单片机实验开发板上的USB座，以实现对其下载编程的通信和供电。3. 所需软件① 各类文本编辑器软件，如Eidt,记事本等，编辑汇编语言源程序*.ASM；② 集成环境WAVE6000软件：将汇编语言源程序编译成*.hex文件（也可直接在此环境下编辑汇编语言源程序*.ASM）；③ 官方提供的STC-ISP软件(http//www.MCU-Memory.com)：将汇编语言源程序编译成的*.hex文件在线下载到STC单片机中。4. 使用说明4.1 WAVE6000软件使用说明① 在“WAVE6000”目录中的“BIN”子目录下,双击右图伟福标志执行伟福软件，若跳出“检查电源……”的对话框，点击“取消”，跳出如下画面（下图仅左上部分）。
上传时间： 2013-11-10
上传用户：zuozuo1215
摘要：本水位监测报警器使用5V低压直流电源（也可以用3节5号电池代替）就可以对5~15厘米的水位进行监测，用LED显示和数码管显示水位，并可以对不再此范围内的水位发出报警。主要采用CD4066、74LS86、74LS32、CD4511芯片，再加上数码管、蜂鸣器、发光二极管、电阻这些器件组成一个简单而灵敏的监测报警电路，操作简单，接通电源即可工作。因为大部分电路采用数字电路，所以本水位监测报警器还具有耗能低、准确性高的特点。关键字：译码电路 报警电路 监测电路 Abstract: The water level alarm monitoring the use of 5 V low-voltage DC power (can also use three batteries replaced on the 5th) will be able to 5 to 15 centimeters of water level monitoring, with LED display and digital display of water level, and this can no longer Within the scope of a water level alarm. Mainly CD4066, 74LS86, 74LS32, CD4511 chips, coupled with digital control, buzzer, light-emitting diode, the resistance of these devices composed of a simple and sensitive monitoring alarm circuits. Because the majority of circuits using digital circuitry, so the water level monitored alarm system also has low energy consumption, high accuracy of the characteristics. Keyword: Decoding circuit alarm circuit monitoring circuit
上传时间： 2013-11-05
上传用户：王庆才
MPC7400 Part Number SpeciÞcationThis document describes part number speciÞc changes to recommended operating conditions and revised electrical speciÞcations,as applicable, from those described in the generalMPC7400 Hardware SpeciÞcations.SpeciÞcations provided in this Part Number SpeciÞcation supersede those in theMPC7400 Hardware SpeciÞcationsdated 9/99(order #: MPC7400EC/D) for these part numbers only; speciÞcations not addressed herein are unchanged. This document isfrequently updated, refer to the website at http://www.mot.com/SPS/PowerPC/ for the latest version.Note that headings and table numbers in this data sheet are not consecutively numbered. They are intended to correspond to theheading or table affected in the general hardware speciÞcation.
上传时间： 2014-12-28
上传用户：huyahui
This document describes part number speciÞc changes to recommended operating conditions and revised electrical speciÞcations,as applicable, from those described in the generalMPC7400 Hardware SpeciÞcations.SpeciÞcations provided in this Part Number SpeciÞcation supersede those in theMPC7400 Hardware SpeciÞcationsdated 9/99(order #: MPC7400EC/D) for these part numbers only; speciÞcations not addressed herein are unchanged. This document isfrequently updated, refer to the website at http://www.mot.com/SPS/PowerPC/ for the latest version.Note that headings and table numbers in this data sheet are not consecutively numbered. They are intended to correspond to theheading or table affected in the general hardware speciÞcation.Part numbers addressed in this document are listed in Table A. For more detailed ordering information see Table B.
上传时间： 2013-11-19
上传用户：qiaoyue
红外遥控接收;=================================================;; zsMCU51实验板配套学习例程;; 中山单片机学习网 智佳科技;; 作者：逸风 QQ:105558851;; http://www.zsmcu.com; E-mail:info@zsmcu.com;=================================================ORG 0000HLJMP START;转入主程序ORG 0010HSTART:MAIN:JNB P2.2,IRLJMP MAIN;以下为进入P3.2脚外部中断子程序，也就是解码程序IR:MOV R6,#9SB:ACALL DELAY882 ;调用882微秒延时子程序JB P2.2,EXIT ;延时882微秒后判断P3.2脚是否出现高电平如果有就退出解码程序DJNZ R6, SB ;重复10次，目的是检测在8820微秒内如果出现高电平就退出解码程序;以上完成对遥控信号的9000微秒的初始低电平信号的识别。JNB P2.2, $ ;等待高电平避开9毫秒低电平引导脉冲ACALL DELAY2400JNB P2.2,IR_Rp ;ACALL DELAY2400 ;延时4.74毫秒避开4.5毫秒的结果码MOV R1,#1AH ;设定1AH为起始RAM区MOV R2,#4PP:MOV R3,#8JJJJ:JNB P2.2,$ ;等待地址码第一位的高电平信号LCALL DELAY882 ;高电平开始后用882微秒的时间尺去判断信号此时的高低电平状态MOV C,P2.2 ;将P3.2引脚此时的电平状态0或1存入C中 JNC UUU ;如果为0就跳转到UUULCALL DELAY1000UUU:MOV A,@R1 ;将R1中地址的给ARRC A ;将C中的值0或1移入A中的最低位MOV @R1,A ;将A中的数暂时存放在R1中DJNZ R3,JJJJ ;接收地址码的高8位INC R1 ;对R1中的值加1，换下一个RAMDJNZ R2,PP ;接收完16位地址码和8位数据码和8位数据，存放在1AH/1BH/1CH/1DH的RAM中MOV P1,1DH ;将按键的键值通过P1口的8个LED显示出来!CLR P2.3 ;蜂鸣器鸣响－嘀嘀嘀－的声音，表示解码成功LCALL DELAY2400LCALL DELAY2400LCALL DELAY2400SETB P2.3;蜂鸣器停止LJMP MAINIR_Rp:LJMP MAINEXIT:LJMP MAIN ;退出解码子程序;=============================882DELAY882: ;1.085x ((202x4)+5)=882MOV R7,#202DELAY882_A:NOPNOPDJNZ R7,DELAY882_ARET;=============================1000DELAY1000: ;1.085x ((229x4)+5)=999.285MOV R7,#229DELAY1000_A:NOPNOPDJNZ R7,DELAY1000_ARET;=============================2400
上传时间： 2013-11-01
上传用户：2525775
1 /**————————————————————2 〖说明〗I2C总线驱动程序(用两个普通IO模拟I2C总线)3 包括100Khz(T=10us)的标准模式(慢速模式)选择，4 和400Khz(T=2.5us)的快速模式选择，5 默认11.0592Mhz的晶振。6 〖文件〗PCF8563T.C ﹫2001/11/2 77 〖作者〗龙啸九天 c51@yeah.net http://www.c51bbs.co /8 〖修改〗修改建议请到论坛公布 http://www.c51bbs.co m9 〖版本〗V1.00A Build 080310 —————————————————————*/1112 #ifndef SDA13 #define SDA P0_014 #define SCL P0_115 #endif1617 extern uchar SystemError;1819 #define uchar unsigned char20 #define uint unsigned int21 #define Byte unsigned char22 #define Word unsigned int23 #define bool bit24 #define true 125 #define false 02627 #define SomeNOP(); _nop_();_nop_();_nop_();_nop_();2829 /**--------------------------------------------------------------------------------30 调用方式：void I2CStart(void) ﹫2001/07/0 431 函数说明：私有函数，I2C专用32 ---------------------------------------------------------------------------------*/33 void I2CStart(void)34 {35 EA=0;36 SDA=1; SCL=1; SomeNOP();//INI37 SDA=0; SomeNOP(); //START38 SCL=0;39 }4041 /**--------------------------------------------------------------------------------42 调用方式：void I2CStop(void) ﹫2001/07/0 443 函数说明：私有函数，I2C专用44 ---------------------------------------------------------------------------------*/45 void I2CStop(void)46 {47 SCL=0; SDA=0; SomeNOP(); //INI48 SCL=1; SomeNOP(); SDA=1; //STOP49 EA=1;50 }5152 /**--------------------------------------------------------------------------------53 调用方式：bit I2CAck(void) ﹫2001/07/0 454 函数说明：私有函数，I2C专用，等待从器件接收方的应答55 ---------------------------------------------------------------------------------*/56 bool WaitAck(void)57 {58 uchar errtime=255;//因故障接收方无ACK，超时值为255。59 SDA=1;SomeNOP();60 SCL=1;SomeNOP();61 while(SDA) {errtime--; if (!errtime) {I2CStop();SystemError=0x11;return false;}}62 SCL=0;63 return true;
上传时间： 2014-04-11
上传用户：xg262122
中文版详情浏览：http://www.elecfans.com/emb/fpga/20130715324029.html Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class system- level performance for the most demanding applications. The UltraScale architecture is the industr y's f irst application of leading-edge ASIC architectural enhancements in an All Programmable architecture that scales from 20 nm planar through 16 nm FinFET technologies and beyond, in addition to scaling from monolithic through 3D ICs. Through analytical co-optimization with the X ilinx V ivado® Design Suite, the UltraScale architecture provides massive routing capacity while intelligently resolving typical bottlenecks in ways never before possible. This design synergy achieves greater than 90% utilization with no performance degradation. Some of the UltraScale architecture breakthroughs include: • Strategic placement (virtually anywhere on the die) of ASIC-like system clocks, reducing clock skew by up to 50% • Latency-producing pipelining is virtually unnecessary in systems with massively parallel bus architecture, increasing system speed and capability • Potential timing-closure problems and interconnect bottlenecks are eliminated, even in systems requiring 90% or more resource utilization • 3D IC integration makes it possible to build larger devices one process generation ahead of the current industr y standard • Greatly increased system performance, including multi-gigabit serial transceivers, I/O, and memor y bandwidth is available within even smaller system power budgets • Greatly enhanced DSP and packet handling The Xilinx UltraScale architecture opens up whole new dimensions for designers of ultra-high-capacity solutions.
标签： UltraScale Xilinx 架构
上传时间： 2013-11-13
上传用户：瓦力瓦力hong
PPT是和视频教程配套的，视频教程地址http://i.youku.com/u/UMTExNzExOTgw/videos,和PPT配套使用的教程里面讲了systemverilog从文档到仿真，上板测试的整个流程，可能对有些朋友有帮助
上传时间： 2014-12-28
上传用户：dick_sh
基于ZedBoard和linux的应用程序HelloWorld的实现（完整工程）获取Zedboard可运行的linux Digilent官网给出Zedboard的可运行linux设计ZedBoard_OOB_Design包，可从http://www.digilentinc.com/Data/Documents/Other/ZedBoard_OOB_Design.zip获取，下载后解压，可以看到包的结构和内容
标签： HelloWorld ZedBoard linux 应用程序
上传时间： 2013-11-03
上传用户：lvzhr
为了使更多的计算机网络工作者了解和接受IPv6， 本文以两种不同的网络协议FTP协议和HTTP协议为例，以实验的方式研究了它们分别在IPv6和IPv4环境下对不同大小的文件进行网络传输的性能差异。通过对实验过程中采集的传输速率的计算和对比研究，发现IPv6在FTP协议和HTTP协议上文件传输速率比IPv4快，得出了整体而言IPv6的传输性能优于IPv4的结论。
上传时间： 2013-11-12
上传用户：liujinzhao
