levels
共 69 篇文章
levels 相关的电子技术资料，包括技术文档、应用笔记、电路设计、代码示例等，共 69 篇文章，持续更新中。
WP312-Xilinx新一代28nm FPGA技术简介
<p>
Xilinx Next Generation 28 nm FPGA Technology Overview<br />
Xilinx has chosen 28 nm high-κ metal gate (HKMG) highperformance,low-power process technology and combined it with a new unified
US Navy VHDL Modelling Guide
<p>
</p>
<div>
This document was developed under the Standard Hardware and Reliability Program (SHARP) TechnologyIndependent Representation of Electronic Products (TIREP) project. It is intend
多远程二极管温度传感器 (Design Considerat
<P>多远程二极管温度传感器-Design Considerations for pc thermal management</P>
<P>Multiple RDTS (remote diode temperature sensing) provides the most accurate method of sensing an IC’s junction temperature. It ove
AD9859芯片资料
FEATURES<BR>400 MSPS internal clock speed<BR>Integrated 10-bit DAC<BR>32-bit tuning word<BR>Phase noise ≤ –120 dBc/Hz @ 1 kHz offset (DAC output)<BR>Excellent dynamic performance<BR>>75 dB SFDR @ 1
This book provides a comprehensive introduction to the modern study of computer algorithms. It prese
This book provides a comprehensive introduction to the modern study of computer algorithms. It presents many algorithms and covers them in considerable depth, yet makes their design and analysis acces
介绍C16x系列微控制器的输入信号升降时序图及特性
All inputs of the C16x family have Schmitt-Trigger input characteristics. These Schmitt-<BR>Triggers are intended to always provide proper internal low and high levels, even if an<BR>undefined voltage
产品检测中裕度和校准的乐趣
<div>
Abstract: This application note presents an overview of electronic margining and its value in detectingpotential system failures before a product ships from the factory. It is a calibration met
Jpeg2000编解码器
Jpeg2000编解码器，附VC、Delphi等常用编程语言的使用例程
J2K-Codec ver 1.9
=== === === === === === === === =====
Make your graphics look better with an easy-to-use
JPEG 2000 decoding component. J2K-Codec can help
calculation of the autocorrelation peak sidelobe levels and corsscorrelation. CE sequence, frank aut
calculation of the autocorrelation peak sidelobe levels and corsscorrelation. CE sequence, frank autocorrelation, P4 sequence,
Free open-source disk encryption software for Windows Vista/XP, Mac OS X, and Linux Main Features:
Free open-source disk encryption software for Windows Vista/XP, Mac OS X, and Linux
Main Features:
* Creates a virtual encrypted disk within a file and mounts it as a real disk.
* Encrypts an
MAX17600数据资料
The MAX17600–MAX17605 devices are high-speedMOSFET drivers capable of sinking /sourcing 4A peakcurrents. The devices have various inverting and noninvertingpart options that provide greate
Board game with a very strong computer enemy and many different levels.
Board game with a very strong computer enemy and many different levels.
E book help for Programming in Linux. It helps at all the levels.
E book help for Programming in Linux. It helps at all the levels.
A few years ago I became interested in first person shooter games and in particular how the world le
A few years ago I became interested in first person shooter games and in particular how the world levels are created and rendered in real time. At the same time I found myself in between jobs and so
The package contains a Reed-Solomon coding and decoding program, derived partly from Phil Karn/Rob
The package contains a Reed-Solomon coding and decoding program, derived
partly from Phil Karn/Robert Morelos-Zaragoza "new_rs_erasures.c".
In particular the Berlekamp-Massey algorithm has not been
Introduction ? ? The ARM Cortex -A8 microprocessor is the first applications microprocessor in A
Introduction
? ?
The ARM Cortex -A8 microprocessor is the first applications microprocessor in ARM!ˉs
new Cortex family. With high performance and power efficiency, it targets a wide
variety o
WP312-Xilinx新一代28nm FPGA技术简介
<p>
Xilinx Next Generation 28 nm FPGA Technology Overview<br />
Xilinx has chosen 28 nm high-κ metal gate (HKMG) highperformance,low-power process technology and combined it with a new unified
MAXQUSBJTAGOW评估板软件
MAXQUSBJTAGOW评估板软件:关键特性 Easily Load and Debug Code Interface Provides In-Application Debugging Features Step-by-Step Execution Tracing Breakpointing by Code Address, Data Memory Address, or Register A
Xilinx UltraScale：新一代架构满足您的新一代架构需求（EN）
<p>
<span style="color:#ff0000;"><strong>中文版详情浏览</strong></span>：<a href="http://www.elecfans.com/emb/fpga/20130715324029.html">http://www.elecfans.com/emb/fpga/20130715324029.html</a></p>
<p>
X
US Navy VHDL Modelling Guide
<p>
</p>
<div>
This document was developed under the Standard Hardware and Reliability Program (SHARP) TechnologyIndependent Representation of Electronic Products (TIREP) project. It is intend