1 Noise enhanced binary hypothesis-testing in a new framework
标签： hypothesis-testing enhanced binary Noise
上传时间： 2016-06-02
上传用户：siguazgb
摘要 本研究计划之目的，在整合应用以ARM为基础的嵌入式多媒体实时操作系统于H.264/MPEG-4多媒体上。由于H.264是一种因应实时系统(RTOS)所设计的可扩展性串流传输(scalability stream media communication)的编码技术。H.264主要架构于细细粒可扩展(Fine Granula Scalability,FGS)的压缩编码机制。细粒度可扩展压缩编码技术是最新MPEG-4串流式传输标准，能依频寛的差异来调整传输的方式。细粒度扩展缩编码技术以编入可选择性的增强层(enhanced layers)于码中，来提高影像传输的质量。本计划主要在于设计一种简单有效的实时阶层可扩展的影像传输系统。在增强层编码及H.264的基本层(base layer)编码上使用渐进的细粒度可扩展编码(Progressive Fine Granularity Scalable,PFGS)能直接使用H.264的格式特色来实现FGS。同时加入了LB-LLF(Layer-Based Least-Laxity-Fir stscheduling algorithm)的排程算法，来增 进网路传输影像的质量。由实验结果显示本系统在串流影像质量PSNR值上确有较佳的效能。
上传时间： 2014-12-26
上传用户：mpquest
介绍了一种基于C8051F020单片机的多路压力测量仪。该测量仪选用电阻应变式压力传感器采集压力信号，并经放大电路处理后送入C8051F020单片机，再由C8051F020单片机内部的A/D转换器将采集到的压力信号进行模数转化，然后分别对数据进行存储和显示。该测量仪能测量6路压力信号，并且各测量点都能单独检测和设置。由于采用了C8051F020单片机，简化了硬件电路，增强了抗干扰能力，使得测量仪具有测量精度高，冲击小等特点。 Abstract: A measurement apparatus for multi-channel pressure based on single chip microcomputer is introduced.It can measure 6 channels signal of the pressure，and the pressure measure points can be detection and located individually.The pressure signal sampling is obtained by resistor stress-type pressure sensors，the digital signals of 6 channels are collected through amplifying and adjustment circuit of pressure signals and internal integrated A/D converter of MCU.Finally，and it realizes the function to store and display data separately.C8051F020 was used to made hardware circuit simple，and it also enhanced the anti-interference ability.It features high precision and little impact.
上传时间： 2013-11-15
上传用户：yare
The LPC1769/68/67/66/65/64 are ARM Cortex-M3 based microcontrollers for embedded applications featuring a high level of integration and low power consumption. The ARM Cortex-M3 is a next generation core that offers system enhancements such as enhanced debug features and a higher level of support block integration.
上传时间： 2014-02-20
上传用户：13215175592
中文版详情浏览：http://www.elecfans.com/emb/fpga/20130715324029.html Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class system- level performance for the most demanding applications. The UltraScale architecture is the industr y's f irst application of leading-edge ASIC architectural enhancements in an All Programmable architecture that scales from 20 nm planar through 16 nm FinFET technologies and beyond, in addition to scaling from monolithic through 3D ICs. Through analytical co-optimization with the X ilinx V ivado® Design Suite, the UltraScale architecture provides massive routing capacity while intelligently resolving typical bottlenecks in ways never before possible. This design synergy achieves greater than 90% utilization with no performance degradation. Some of the UltraScale architecture breakthroughs include: • Strategic placement (virtually anywhere on the die) of ASIC-like system clocks, reducing clock skew by up to 50% • Latency-producing pipelining is virtually unnecessary in systems with massively parallel bus architecture, increasing system speed and capability • Potential timing-closure problems and interconnect bottlenecks are eliminated, even in systems requiring 90% or more resource utilization • 3D IC integration makes it possible to build larger devices one process generation ahead of the current industr y standard • Greatly increased system performance, including multi-gigabit serial transceivers, I/O, and memor y bandwidth is available within even smaller system power budgets • Greatly enhanced DSP and packet handling The Xilinx UltraScale architecture opens up whole new dimensions for designers of ultra-high-capacity solutions.
标签： UltraScale Xilinx 架构
上传时间： 2013-11-13
上传用户：瓦力瓦力hong
The LPC1850/30/20/10 are ARM Cortex-M3 based microcontrollers for embeddedapplications. The ARM Cortex-M3 is a next generation core that offers systemenhancements such as low power consumption, enhanced debug features, and a highlevel of support block integration.The LPC1850/30/20/10 operate at CPU frequencies of up to 150 MHz. The ARMCortex-M3 CPU incorporates a 3-stage pipeline and uses a Harvard architecture withseparate local instruction and data buses as well as a third bus for peripherals. The ARMCortex-M3 CPU also includes an internal prefetch unit that supports speculativebranching.The LPC1850/30/20/10 include up to 200 kB of on-chip SRAM data memory, a quad SPIFlash Interface (SPIFI), a State Configuration Timer (SCT) subsystem, two High-speedUSB controllers, Ethernet, LCD, an external memory controller, and multiple digital andanalog peripherals.
上传时间： 2014-12-30
上传用户：zhuoying119
The LPC4350/30/20/10 are ARM Cortex-M4 based microcontrollers for embeddedapplications. The ARM Cortex-M4 is a next generation core that offers systemenhancements such as low power consumption, enhanced debug features, and a highlevel of support block integration.The LPC4350/30/20/10 operate at CPU frequencies of up to 150 MHz. The ARMCortex-M4 CPU incorporates a 3-stage pipeline, uses a Harvard architecture withseparate local instruction and data buses as well as a third bus for peripherals, andincludes an internal prefetch unit that supports speculative branching. The ARMCortex-M4 supports single-cycle digital signal processing and SIMD instructions. Ahardware floating-point processor is integrated in the core.The LPC4350/30/20/10 include an ARM Cortex-M0 coprocessor, up to 264 kB of datamemory, advanced configurable peripherals such as the State Configurable Timer (SCT)and the Serial General Purpose I/O (SGPIO) interface, two High-speed USB controllers,Ethernet, LCD, an external memory controller, and multiple digital and analog peripherals
上传时间： 2013-10-28
上传用户：15501536189
中文版详情浏览：http://www.elecfans.com/emb/fpga/20130715324029.html Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class system- level performance for the most demanding applications. The UltraScale architecture is the industr y's f irst application of leading-edge ASIC architectural enhancements in an All Programmable architecture that scales from 20 nm planar through 16 nm FinFET technologies and beyond, in addition to scaling from monolithic through 3D ICs. Through analytical co-optimization with the X ilinx V ivado® Design Suite, the UltraScale architecture provides massive routing capacity while intelligently resolving typical bottlenecks in ways never before possible. This design synergy achieves greater than 90% utilization with no performance degradation. Some of the UltraScale architecture breakthroughs include: • Strategic placement (virtually anywhere on the die) of ASIC-like system clocks, reducing clock skew by up to 50% • Latency-producing pipelining is virtually unnecessary in systems with massively parallel bus architecture, increasing system speed and capability • Potential timing-closure problems and interconnect bottlenecks are eliminated, even in systems requiring 90% or more resource utilization • 3D IC integration makes it possible to build larger devices one process generation ahead of the current industr y standard • Greatly increased system performance, including multi-gigabit serial transceivers, I/O, and memor y bandwidth is available within even smaller system power budgets • Greatly enhanced DSP and packet handling The Xilinx UltraScale architecture opens up whole new dimensions for designers of ultra-high-capacity solutions.
标签： UltraScale Xilinx 架构
上传时间： 2013-11-21
上传用户：wxqman
TMS Component Pack Pro Over 200 productivity VCL components, including grids, planning, scheduling, calendars, advanced edit controls, web update, enhanced listbox, treeview, combos, CAB file handling, and so much more
标签： productivity components scheduling Component
上传时间： 2013-12-22
上传用户：caiiicc
jboss 开发人员 手册 JBoss: A Developer s Notebook also introduces the management console, the web services messaging features, enhanced monitoring capabilities, and shows you how to improve performance. At the end of each lab, you ll find a section called "What about..." that anticipates and answers likely follow-up questions, along with a section that points you to articles and other resources if you need more information.
标签： introduces management Developer the
上传时间： 2015-04-17
上传用户：dreamboy36
