XAPP854-数字锁相环(DPLL)参考设计
Many applications require a clock signal to be synchronous, phase-locked, or derived fromanother signal, such as a data signal or another clock. Thi...
Many applications require a clock signal to be synchronous, phase-locked, or derived fromanother signal, such as a data signal or another clock. Thi...
单片机应用技术选编(9) 目录 第一章 专题论述1.1 集成电路进入片上系统时代(2)1.2 系统集成芯片综述(10)1.3 Java嵌入技术综述(18)1.4 Java的线程机制(23)1.5 嵌入式系统中的JTAG接口编程技术(29)1.6 EPAC器件技术概述及应用(37)1.7 VHDL设计...
This document describes how to switch to and program the unisersal serial bus (USB) analog phase-locked loop (APLL) on the C5506/C5507/C5509A devices...
The TMS320VC5506/C5507/C5509A USB peripherals can be clocked from either the USB APLL or the USB DPLL. Since the APLL is inherently more noise tolera...
这篇文章的目的是,提出在1960年到1980年期间,对在数字锁相环(DPLL)的领域内完成的理论/试验著作的有系统的调查。数字锁相环描述在前后一致的通讯和跟踪接收机的实施(数字化)过程中需要的组成部分的核心...