搜索结果

找到约 1,679 项符合 clock-based 的查询结果

单片机开发 There are many different (and often confusing) terms associated with clock-based devices. This appl

There are many different (and often confusing) terms associated with clock-based devices. This application note attempts to clarify these terms, and hence serves as a comprehensive reference on clock terminology. This application note can be divided into two sections. The first section describes and ...
https://www.eeworm.com/dl/648/228951.html
下载: 26
查看: 1033

VHDL/FPGA/Verilog Clock based on the VHDL design language, the revised time alarm can be set up

Clock based on the VHDL design language, the revised time alarm can be set up
https://www.eeworm.com/dl/663/492539.html
下载: 64
查看: 1090

单片机编程 基于AVR单片机Mega16的电子时钟设计

Mega16是一款采用先进RISC精简指令,内置A/D的8位单片机,可支持低电压联机 Flash和EEPROM 写入功能;同时还支持 Basic和C 等高级语言编程。用它设计电子时钟不仅成本低,硬件简单,而且很容易实现系统移植。介绍了如何利用AVR系列单片机Mega16及1602字符液晶来设计电子时钟的方法,同时给出了相应的电路原理及部分语言程序 ...
https://www.eeworm.com/dl/502/29304.html
下载: 87
查看: 1063

微处理器开发 pic16f8 based clock, it display the time on the TV display. This include source code and sch

pic16f8 based clock, it display the time on the TV display. This include source code and sch
https://www.eeworm.com/dl/655/228033.html
下载: 46
查看: 1044

通讯/手机编程 Jitter is extremely important in systems using PLL-based clock drivers. The effects of jitter range

Jitter is extremely important in systems using PLL-based clock drivers. The effects of jitter range from not having any effect on system operation to rendering the system completely non-functional. This application note provides the reader with a clear understanding of jitter in high-speed systems. ...
https://www.eeworm.com/dl/527/228952.html
下载: 117
查看: 1037

通讯/手机编程 Cypress Semiconductor makes a variety of PLL-based clock generators. This application note provides

Cypress Semiconductor makes a variety of PLL-based clock generators. This application note provides a set of recommendations to optimize usage of Cypress clock devices in a system. The application note begins with recommended termination techniques for clock generators. Subsequently, power supply fi ...
https://www.eeworm.com/dl/527/228953.html
下载: 157
查看: 1053

模拟电子 02 calgary PhD A Java-Based Wireless Framework for Location-Based Services Applications.pdf

资料->【E】光盘论文->【E1】斯坦福博士论文->02 calgary PhD A Java-Based Wireless Framework for Location-Based Services Applications.pdf
https://www.eeworm.com/dl/571/16287.html
下载: 196
查看: 1125

教程资料 FPGA-based high-order FIR filter design

FPGA-based high-order FIR filter design
https://www.eeworm.com/dl/fpga/doc/17534.html
下载: 148
查看: 1154

教程资料 Digital Down Converter Design based on FPGA

Digital Down Converter Design based on FPGA.
https://www.eeworm.com/dl/fpga/doc/17843.html
下载: 165
查看: 1148

教程资料 fpga based jpge 压缩算法

fpga based jpge 压缩算法,性能不错,
https://www.eeworm.com/dl/fpga/doc/17881.html
下载: 77
查看: 1053