搜索结果

找到约 1 项符合 accessable 的查询结果

VHDL/FPGA/Verilog I2C Slave module The module contains N accessable Registers when in read Process, all Registers a

I2C Slave module The module contains N accessable Registers when in read Process, all Registers are read at a time when in write Process, only the addressed register are Writeable.
https://www.eeworm.com/dl/663/295417.html
下载: 146
查看: 1028