#objdump: -str .*: file format elf64-mmix SYMBOL TABLE: 0+ l d \.text 0+ 0+ l d \.data 0+ 0+ l d \.bss 0+ 0+ …
ZVS-FB 源代码
汇集 ZVS-FB 相关的电路原理图、PCB工程文件、单片机/FPGA源代码、数据手册与应用设计方案。
# Test fb-label where the insn or pseudo on line with definition uses an # argment with a same-number label. 1H IS 5 0H LOC #10 1H…
#objdump: -str .*: file format elf64-mmix SYMBOL TABLE: 0+ l d \.text 0+ 0+ l d \.data 0+ 0+ l d \.bss 0+ 0+ …
# FB-labels are valid in GREG definitions. 9H GREG #112233 9H GREG #aabbccdd 1H MOR $45,9B,56
#objdump: -str .*: file format elf64-mmix SYMBOL TABLE: 0+ l d \.text 0+ (|\.text) 0+ l d \.data 0+ (|\.data) 0+ l …
# Test fb-label where the insn or pseudo on line with definition uses an # argment with a same-number label. 1H IS 5 0H LOC #10 1H…
#objdump: -str .*: file format elf64-mmix SYMBOL TABLE: 0+ l d \.text 0+ (|\.text) 0+ l d \.data 0+ (|\.data) 0+ l …
# FB-labels are valid in GREG definitions. 9H GREG #112233 9H GREG #aabbccdd 1H MOR $45,9B,56
load "Element_P4dc" mesh Th=square(1,1); plot(Th,wait=1); mesh th=square(150,150); fespace Vh(Th,P4dc); fespace Wh(th,P1); func p9…
load "Element_P3dc" mesh Th=square(1,1); plot(Th,wait=1); mesh th=square(150,150); fespace Vh(Th,P3dc); fespace Wh(th,P1); func p9…