源码文件
8 CLKDIV8 Divide clock by 8 0 CKOUT Clock output 1 SUT1 Select st…
XML+parsing 源代码
汇集 XML+parsing 相关的电路原理图、PCB工程文件、单片机/FPGA源代码、数据手册与应用设计方案。
收录资源 500 份
全站深度检索
共匹配 500 份工程资源
· 第 7 / 50 页
源码文件
8 PLLCK Use PLL for internal clock 1 CKOPT Oscillator options 1 SUT1 …
源码文件
8 SPIEN SPI programming enable 0 EESAVE Keep EEprom contents during chip erase 1 …
源码文件
[LOW:HIGH:EXTENDED] 8 CLKDIV8 Divide clock by 8 0 CKOUT Oscillator opt…
源码文件
[LB1 = 1 : LB2 = 1] No memory lock features enabled. [LB1 = 0 : LB2 = 1] Further programming of Flash and EEPROM is enabled. [LB…
源码文件
[LB1 = 1 : LB2 = 1] No memory lock features enabled. [LB1 = 0 : LB2 = 1] Further programming of Flash and EEPROM is enabled. [LB…
源码文件
[LB1 = 1 : LB2 = 1] No memory lock features enabled. [LB1 = 0 : LB2 = 1] Further programming of Flash and EEPROM is enabled. [LB…
源码文件
[LB1 = 1 : LB2 = 1] No memory lock features enabled. [LB1 = 0 : LB2 = 1] Further programming of Flash and EEPROM is enabled. [LB…
源码文件
[LOW:HIGH:EXTENDED] 8 BODLEVEL Brown out detector trigger level 1 BODEN …
源码文件
[LB1 = 1 : LB2 = 1] No memory lock features enabled. [LB1 = 0 : LB2 = 1] Further programming of Flash and EEPROM is enabled. [LB…