This Verilog HDL description implements a UART.
This Verilog HDL description implements a UART.
2013-12-17
111