汇集 Synthesis+Tool 相关的电路原理图、PCB工程文件、单片机/FPGA源代码、数据手册与应用设计方案。
Delineate is a tool for converting bitmap raster images to SVG (Scalable Vector Graphics) using AutoTrace or potrace. It displays …
本文论述了状态机的verilog编码风格,以及不同编码风格的优缺点，Steve Golson's 1994 paper, "State Machine Design Techniques for Verilog and VHDL" [1], is agreat…
Leon on Altera Boarsds. This shows how to synthesis leon processor to altera boards through the use of quartus 3.
this is a linux memory leak tool waresoft
Simulation and Synthesis Techniques for Asynchronous FIFO Design
用c8051做的usb鼠标（HID类）Firmware works with the Silicon Labs IDE v1.71 or later and the Keil C51 tool chain. Project and code modificat…
編譯器設計 Analysis-Synthesis Model 分析Analysis: 原始程式轉換成階層結構稱為樹(tree)，語法樹(syntax tree) 合成Synthesis: 產生目標碼
bluetooth test tool.
Lazarus is a free and open source development tool for the FreePascal Compiler. The purpose of the project is to serve as a Code R…
A small tool to change the default source control provider client, so you can use SourceSafe, SourceOffsite, Workspaces etc, on th…
