USB v1.1 RTL and design specification USB v1.1 RTL and design specification 2014-11-29 60 State+Machine+Design
USB v1.1 RTL and design specification USB v1.1 RTL and design specification 2013-12-24 81 State+Machine+Design
USB v1.1 RTL and design specification USB v1.1 RTL and design specification 2014-01-26 173 State+Machine+Design
USB v1.1 RTL and design specification USB v1.1 RTL and design specification 2017-01-21 161 State+Machine+Design
USB v1.1 RTL and design specification USB v1.1 RTL and design specification 2017-01-21 116 State+Machine+Design
circuit design with vhdl by pedroni circuit design with vhdl by pedroni 2014-12-07 78 State+Machine+Design
C++ program for Observer Design Pattern C++ program for Observer Design Pattern 2017-06-25 108 State+Machine+Design
verilog source code for uart design verilog source code for uart design 2014-01-11 33 State+Machine+Design