搜索结果
找到约 12 项符合
Skew 的查询结果
技术资料 Skew definitions
Skew specifications are like any other ACelectrical specification. The measurementsare taken
其他 A fast approach to the detection and correction of skew documentsIn this paper, a fast approach is p
A fast approach to the detection and correction of skew documentsIn this paper, a fast approach is proposed to detect and correct skew documents.
其他 Efficient skew estimation and correction algorithm for document images。一篇英文文献
Efficient skew estimation and correction algorithm for document images。一篇英文文献，内容新进。
压缩解压 完整的jpeg encoder verilog code,DCT部分採用1991 IEEE transection paper,利用skew circular convolution來實現精簡電路
完整的jpeg encoder verilog code,DCT部分採用1991 IEEE transection paper,利用skew circular convolution來實現精簡電路
技术资料 在3.3V工作电压下使用CY7B991,CY7B9911,CY7B9910可编程斜率时钟缓冲器
The RoboClock® family of low skew clock buffers includes sixproducts listed in Table 1.
技术资料 在3.3V环境下使用CY7B991 CY7B9911和CY7B9910
The RoboClock® family of low skew clock buffers includes sixproducts listed in Table 1.
技术资料 使用SpecctraQuest仿真时序问题
通常我们在计算时许问题时，一般重点遵循以下两个条件以保证足够的Timing Margin：
1. Tflightmax + Driver(Tcomax) + Skew + Jitter + Crosstalk + Receiver(Setup)< Clock Period
2. Tflightmin + Driver(Tcomin) - Receiver(Hold) - Skew - Crosstalk > 0
其中Driver的Tco一般可以从器件的Datasheet上查到。 ...
模拟电子 使用时钟PLL的源同步系统时序分析
使用时钟PLL的源同步系统时序分析一）回顾源同步时序计算Setup Margin = Min Clock Etch Delay – Max Data Etch Delay – Max Delay Skew – Setup TimeHold Margin = Min Data Etch Delay – Max Clock Etch Delay + Min Delay Skew + Data Rate – Hold Time下面解释以上公式中各参数的意义：Etch Delay：与常说的飞行时 ...
单片机编程 SN65LBC170,SN75LBC170,pdf(TRIP
The SN65LBC170 and SN75LBC170 aremonolithic integrated circuits designed forbidirectional data communication on multipointbus-transmission lines. Potential applicationsinclude serial or parallel data transmission, cabledperipheral buses with twin axial, ribbon, ortwisted-pair cabling. These devices ...
教程资料 Xilinx UltraScale：新一代架构满足您的新一代架构需求（EN）
中文版详情浏览：http://www.elecfans.com/emb/fpga/20130715324029.html
Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture
The Xilinx&reg; UltraScale&trade; architecture delivers unprecedented levels of integration and capability with ASIC-class ...