搜索结果
找到约 6 项符合
PLI 的查询结果
VHDL/FPGA/Verilog VCS下编译通过的PLI的实例
VCS下编译通过的PLI的实例，包括功能仿真，和可综合代码
VHDL/FPGA/Verilog Verilog HDL的PLI子程序接口
Verilog HDL的PLI子程序接口，用于与用户C程序在2个方向上传输数据，可用xilinx ISE，quartusii或modelsim仿真，
其他书籍 Assertion based design_and:Including:Assertion methdology,Specifyingg RTL Properties, PLI-Based Ass
Assertion based design_and:Including:Assertion methdology,Specifyingg RTL Properties,
PLI-Based Assertions Functional coverage
VHDL/FPGA/Verilog pli的文档资料
pli的文档资料，是cadence出的，详细介绍了pli的使用方法
VHDL/FPGA/Verilog vcs tutorial Lab2-PLI verygood
vcs tutorial Lab2-PLI verygood
嵌入式/单片机编程 Analog signals are represented by 64 bit buses. They are converted to real and from real representa
Analog signals are represented by 64 bit buses. They are converted
to real and from real representation using PLI functions