搜索结果
找到约 29 项符合
PARITY 的查询结果
按分类筛选
单片机开发 These routines transmit and receive serial data using two general * I/O pins, in 8 bit, No parity,
These routines transmit and receive serial data using two general
* I/O pins, in 8 bit, No parity, 1 stop bit format. They are useful
* for performing serial I/O on 8051 derivatives not having an
* internal UART, or for implementing a second serial channel.
GPS编程 the c languge is used for the GPS field.The pogram is the PARITY CHECK ,which is one kind data of th
the c languge is used for the GPS field.The pogram is the PARITY CHECK ,which is one kind data of the GPS data .and it is used for correcting one bit error
系统设计方案 LDPC码译码相关文献 Bounds on the maximum likelihood decoding error probability of low density parity check
LDPC码译码相关文献
Bounds on the maximum likelihood decoding error probability of low density parity check codes
通讯/手机编程 binary image expansion of parity check matrix for RS codes
binary image expansion of parity check matrix for RS codes
Linux/Unix编程 A collection of LDPC(Low-Density Parity-Codes) tools. Including: Code construction Density Evolution
A collection of LDPC(Low-Density Parity-Codes) tools. Including: Code construction Density Evolution Decoding Algorithm Girth average Counter Stopping set and error Floor,etc
matlab例程 LDPC码既低密度奇偶校验码（Low Density Parity Check Code
LDPC码既低密度奇偶校验码（Low Density Parity Check Code，LDPC），它由Robert G.Gallager博士于1963年提出的一类具有稀疏校验矩阵的线性分组码，不仅有逼近Shannon限的良好性能，而且译码复杂度较低, 结构灵活，是近年信道编码领域的研究热点，目前已广泛应用于深空通信、光纤通信、卫星数字视频和音频广播等领域。LDPC ...
VHDL/FPGA/Verilog uart VHDL code : include tx,rx,parity bit control
uart VHDL code : include tx,rx,parity bit control
嵌入式/单片机编程 it is a parity generator
it is a parity generator
通讯/手机编程 it s low density parity check coding file
it s low density parity check coding file
*行业应用 I have aatched C code for Linear parity check matrix.
I have aatched C code for Linear parity check matrix.