搜索：Lab+Exercise - 虫虫开发者社区

https://www.eeworm.com/dl/663/202420.html VHDL/FPGA/Verilog

Lab 2 – Synthesizable MATLAB This lab exercise will explore the effects that different MATLAB codin

Lab 2 – Synthesizable MATLAB This lab exercise will explore the effects that different MATLAB coding styles have on hardware. The lab has two parts, each of which begins with a short introduction. This lab exercise is based on the simple MATLAB FIR filter model shown below:

下载 154

·

查看 1111

https://www.eeworm.com/dl/687/202424.html 其他嵌入式/单片机内容

This lab exercise will introduce you to AccelDSP’s floating- to fixed-point conversion features. Acc

This lab exercise will introduce you to AccelDSP’s floating- to fixed-point conversion features. AccelDSP will automatically generate a fixed-point representation of a floating-point design. This process is controllable by using quantize directives.

下载 70

·

查看 1073

https://www.eeworm.com/dl/687/202430.html 其他嵌入式/单片机内容

This lab exercise will cover the use of AccelDSP’s design exploration capabilities that include mapp

This lab exercise will cover the use of AccelDSP’s design exploration capabilities that include mapping variables to memory and unrolling loop and vector operations. You will learn how to create different hardware architectures without modifying the MATLAB source to explore diff ...

下载 160

·

查看 1097

https://www.eeworm.com/dl/687/202427.html 其他嵌入式/单片机内容

This lab exercise will introduce you to the AccelWare IP generators. AccelWare is a library of over

This lab exercise will introduce you to the AccelWare IP generators. AccelWare is a library of over fifty IP generators, available in the form of three toolkits that produce synthesizable MATLAB for common MATLAB built in and toolbox functions. Each generator offers macro and mic ...

下载 94

·

查看 1101

https://www.eeworm.com/dl/633/107965.html Java编程