#ifdef _MSC_VER // 警告的控制 #pragma warning(disable: 4201) #pragma warning(disable: 4100) #pragma warning(disable: 4786) #endif …
Functional+Safety 源代码
汇集 Functional+Safety 相关的电路原理图、PCB工程文件、单片机/FPGA源代码、数据手册与应用设计方案。
#ifdef _MSC_VER // 警告的控制 #pragma warning(disable: 4201) #pragma warning(disable: 4100) #pragma warning(disable: 4786) #endif …
// abstract class binary tree // abstract data type specification for binary trees // all methods are pure virtual functions //…
Version 0.02 ------------ - Fully functional Mass Storage Class device. - It appears as a FAT formatted device! Version 0.01…
Signal Name Cross Reference File ispDesignEXPERT 8.3 Design 'sanjiaobo' created Sat Dec 22 17:12:07 2007 LEGEND: '>' …
Signal Name Cross Reference File ispDesignEXPERT 8.3 Design 'untid' created Wed Dec 05 10:25:00 2007 LEGEND: '>' Fun…
Signal Name Cross Reference File ispDesignEXPERT 8.3 Design 'untitled' created Sat Dec 22 15:10:45 2007 LEGEND: '>' …
Signal Name Cross Reference File ispDesignEXPERT 8.3 Design 'exe4h' created Thu Nov 29 22:50:50 2007 LEGEND: '>' Fun…
#include #include #include #include using namespace std; //template class out_times_x { private: int multiplie…
// // Module: SelectRAM_A9 // // Description: Verilog instantiation template // Block SelectRAM // Single Port 2048 x 9 bi…