Release 6.3i Map G.35 Xilinx Mapping Report File for Design 'bit_add' Design Information ------------------ Command Line : E:/X…
FPGA+Design 源代码
汇集 FPGA+Design 相关的电路原理图、PCB工程文件、单片机/FPGA源代码、数据手册与应用设计方案。
//-------------------------------------------------------------------------------------------------- // Design : nova // Author…
# Design Explorer: Shortcut to "D:\My_Designs\Samples_63\SN7485\SN7485.aws" design added.
# Design Explorer: Shortcut to "D:\My_Designs\Samples_63\memory_example\memory_example.aws" design added.
# Design Explorer: Shortcut to "D:\My_Designs\Samples_63\Generator\generator.aws" design added.
**********************************************************************************************************************************…
(ExpressProject "Design1" (ProjectVersion "19981106") (ProjectType "PCB") (Folder "Design Resources" (Folder "Librar…
function y=design(x) % DESIGN % DESIGN(x) creates a matrix of 1 and 0 corresponding to x % y: Rows(x) x Max(x) i=1:1:rows(x…
DE2_Tv ------ This design converts DVD video into a format suitable for display on a CRT/LCD monitor. A DVD video source, such…
Release 7.1.01i Map H.39 Xilinx Mapping Report File for Design 'electronic_organ' Design Information ------------------ Command L…