搜索结果
找到约 89 项符合
EXERCISE 的查询结果
按分类筛选
- 全部分类
- Java编程 (16)
- 其他 (15)
- 其他书籍 (8)
- 其他嵌入式/单片机内容 (5)
- SQL Server (4)
- 电子书籍 (3)
- Linux/Unix编程 (3)
- 数据库系统 (3)
- 单片机开发 (2)
- 嵌入式/单片机编程 (2)
- Internet/网络编程 (2)
- Jsp/Servlet (2)
- 技术管理 (2)
- 源码 (2)
- 单片机编程 (1)
- 嵌入式综合 (1)
- Java书籍 (1)
- 书籍源码 (1)
- VHDL/FPGA/Verilog (1)
- MySQL数据库 (1)
- 通讯编程文档 (1)
- 通讯/手机编程 (1)
- DSP编程 (1)
- 其他行业 (1)
- 数值算法/人工智能 (1)
- VC书籍 (1)
- 文件格式 (1)
- 软件设计/软件工程 (1)
- 游戏 (1)
- 软件测试 (1)
- 其他 (1)
- 书籍 (1)
- 技术资料 (1)
- VIP专区 (1)
Java编程 struts-exercise-taglib
struts-exercise-taglib
Java书籍 Beginning Java 2, SDK 1.4 Edition Exercise Code samples for this book
Beginning Java 2, SDK 1.4 Edition Exercise Code samples for this book
书籍源码 a better book about learning C++,and have the programing code for the exercise
a better book about learning C++,and have the programing code for the exercise
其他 Script file for computer exercise "BPSK".
Script file for computer exercise "BPSK".
其他 Random matrix theory - exercise.
Random matrix theory - exercise.
VHDL/FPGA/Verilog Lab 2 – Synthesizable MATLAB This lab exercise will explore the effects that different MATLAB codin
Lab 2 – Synthesizable MATLAB
This lab exercise will explore the effects that different MATLAB coding styles have on hardware. The lab has two parts, each of which begins with a short introduction. This lab exercise is based on the simple MATLAB FIR filter model shown below:
其他嵌入式/单片机内容 This getting started exercise will guide you through the step-by-step process of transforming a MATL
This getting started exercise will guide you through the step-by-step process of transforming a MATLAB floating-point model into a hardware module that can be implemented in silicon (FPGA or ASIC). The design is a general purpose FIR filter taken from the AccelDSP Examples directory.
其他嵌入式/单片机内容 This lab exercise will introduce you to AccelDSP’s floating- to fixed-point conversion features. Acc
This lab exercise will introduce you to AccelDSP’s floating- to fixed-point conversion features. AccelDSP will automatically generate a fixed-point representation of a floating-point design. This process is controllable by using quantize directives.
其他嵌入式/单片机内容 This lab exercise will introduce you to the AccelWare IP generators. AccelWare is a library of over
This lab exercise will introduce you to the AccelWare IP generators. AccelWare is a library of over fifty IP generators, available in the form of three toolkits that produce synthesizable MATLAB for common MATLAB built in and toolbox functions. Each generator offers macro and micro-architecture sele ...
其他嵌入式/单片机内容 This lab exercise will cover the use of AccelDSP’s design exploration capabilities that include mapp
This lab exercise will cover the use of AccelDSP’s design exploration capabilities that include mapping variables to memory and unrolling loop and vector operations. You will learn how to create different hardware architectures without modifying the MATLAB source to explore different area/performan ...