搜索结果

找到约 14 项符合 CoolRunner-XPLA 的查询结果

教程资料 COOLRUNNER系列CPLD的结构,特点及功能

本文详细分析了COOLRUNNER系列CPLD的结构,特点及功能,使用VHDL语言实现数字逻辑,实现了水下冲击波记录仪电路的数字电路部分.
https://www.eeworm.com/dl/Protel/doc/18330.html
下载: 179
查看: 1097

教程资料 描述了用CoolRunner CPLD实现mp3 player的一种方法

描述了用CoolRunner CPLD实现mp3 player的一种方法,值得学习
https://www.eeworm.com/dl/Protel/doc/18397.html
下载: 84
查看: 1069

教程资料 Interface 8051 to Coolrunner CPLD(Xilinx App)

Interface 8051 to Coolrunner CPLD(Xilinx App)
https://www.eeworm.com/dl/Protel/doc/18748.html
下载: 75
查看: 1068

可编程逻辑 XAPP380 -利用CoolRunner-II CPLD创建交叉点开关

  This application note provides a functional description of VHDL source code for a N x N DigitalCrosspoint Switch. The code is designed with eight inputs and eight outputs in order to targetthe 128-macrocell CoolRunner™-II CPLD device but can be easily expanded to target higherdensit ...
https://www.eeworm.com/dl/kbcluoji/40074.html
下载: 152
查看: 1036

接口技术 XAPP904 - CoolRunner-II特性LCD模块接口

  There are many manufacturers of dot matrix LCD modules. However, most of these displaysare similar. They all have on-board controllers and drivers capable of displaying alpha numericsand a wide variety of other symbols (including Japanese "Katakana" characters). The internaloperation of L ...
https://www.eeworm.com/dl/511/42412.html
下载: 199
查看: 1056

单片机开发 Interface 8051 to Coolrunner CPLD(Xilinx App)

Interface 8051 to Coolrunner CPLD(Xilinx App)
https://www.eeworm.com/dl/648/123483.html
下载: 29
查看: 1092

系统设计方案 描述了用CoolRunner CPLD实现mp3 player的一种方法

描述了用CoolRunner CPLD实现mp3 player的一种方法,值得学习
https://www.eeworm.com/dl/678/232394.html
下载: 51
查看: 1049

嵌入式/单片机编程 本文详细分析了COOLRUNNER系列CPLD的结构,特点及功能,使用VHDL语言实现数字逻辑,实现了水下冲击波记录仪电路的数字电路部分.

本文详细分析了COOLRUNNER系列CPLD的结构,特点及功能,使用VHDL语言实现数字逻辑,实现了水下冲击波记录仪电路的数字电路部分.
https://www.eeworm.com/dl/647/259671.html
下载: 186
查看: 1051

电路图 元件库Xilinx CoolRunner-XPLA3 FPGA

Xilinx CoolRunner-XPLA3 FPGA,元器件库
https://www.eeworm.com/dl/518637.html
下载: 1
查看: 22

可编程逻辑 WP264-在数字视频应用中使用CPLD

  The CoolRunner-II CPLD is a highly uniform family of fast, low-power devices. Theunderlying architecture is a traditional CPLD architecture, combining macrocells intofunction blocks interconnected with a global routing matrix, the Xilinx AdvancedInterconnect Matrix (AIM). The function blo ...
https://www.eeworm.com/dl/kbcluoji/40077.html
下载: 178
查看: 1039