虫虫首页| 资源下载| 资源专辑| 精品软件
登录| 注册

Coding-Location

  • H.264码流结构解析

    MPEG(Moving Picture Experts Group)和VCEG(Video Coding Experts Group)已经联合开发了一个比早期研发的MPEG 和H.263 性能更好的视频压缩编码标准,这就是被命名为AVC(Advanced Video Coding),也被称为ITU-T H.264 建议和MPEG-4 的第10 部分的标准,简称为H.264/AVC 或H.264。这个国际标准已经与2003 年3 月正式被ITU-T 所通过并在国际上正式颁布。为适应高清视频压缩的需求,2004 年又增加了FRExt 部分;为适应不同码率及质量的需求,2006 年又增加了可伸缩编码 SVC。

    标签: 264 码流

    上传时间: 2013-11-19

    上传用户:dancnc

  • STBC系统在非同分布Nakagami信道下性能评估

    摘  要: 针对非同分布的Nakagami信道,基于矩生成函数MGF(Moment Generation Function)的分析方法,提出正交空时分组码系统STBC(Space-Time Block Coding)的一种快速性能评估算法,不需要涉及超几何函数积分运算,可在中高信噪比时,快速准确地估计STBC系统的符号错误概率性能。在平坦瑞利衰落信道下的计算机仿真表明,该算法与已有的STBC系统的近似估计算法相比,具有较优的性能。      关键词: 正交空时分组码; MIMO; MGF; 误符号率  

    标签: Nakagami STBC 分布

    上传时间: 2014-12-29

    上传用户:如果你也听说

  • 克服了正交频分复用(OFDM)和IEEE 1901.2智能电网通信的挑战

    Abstract: While many questions still surround the creation and deployment of the smart grid, the need for a reliablecommunications infrastructure is indisputable. Developers of the IEEE 1901.2 standard identified difficult channel conditionscharacteristic of low-frequency powerline communications and implemented an orthogonal frequency division multiplexing (OFDM)architecture using advanced modulation and channel-coding techniques. This strategy helped to ensure a robust communicationsnetwork for the smart grid.

    标签: 1901.2 OFDM IEEE 正交频分复用

    上传时间: 2013-10-18

    上传用户:myworkpost

  • Actel HDL Coding

    叫你如何拥有良好的编码风格

    标签: Coding Actel HDL

    上传时间: 2014-01-04

    上传用户:s蓝莓汁

  • Verilog编码中的非阻塞性赋值

      One of the most misunderstood constructs in the Verilog language is the nonblockingassignment. Even very experienced Verilog designers do not fully understand how nonblockingassignments are scheduled in an IEEE compliant Verilog simulator and do not understand whenand why nonblocking assignments should be used. This paper details how Verilog blocking andnonblocking assignments are scheduled, gives important coding guidelines to infer correctsynthesizable logic and details coding styles to avoid Verilog simulation race conditions

    标签: Verilog 编码 非阻塞性赋值

    上传时间: 2013-11-01

    上传用户:xzt

  • Guide to HDL Coding Styles for Synthesis

    这篇文章讨论了不同HDL代码的编写方式,对综合结果的影响。阅读本文对深入了解综合工具和提高HDL的编写水平有不少帮助,原文时针对Synopsys的综合软件论述的,但对所有综合软件,都有普遍的借鉴意义  

    标签: Synthesis Coding Styles Guide

    上传时间: 2014-01-11

    上传用户:亚亚娟娟123

  • This hands-on, one-stop guide delivers the focused, streamlined direction you need to get your Web s

    This hands-on, one-stop guide delivers the focused, streamlined direction you need to get your Web solutions up and running quickly. Zero in on key ASP.NET configuration details and techniques using quick-reference tables, lists, coding and more.

    标签: streamlined direction hands-on delivers

    上传时间: 2015-01-11

    上传用户:Thuan

  • In each step the LZSS algorithm sends either a character or a <position, length> pair. Among t

    In each step the LZSS algorithm sends either a character or a <position, length> pair. Among these, perhaps character "e" appears more frequently than "x", and a <position, length> pair of length 3 might be commoner than one of length 18, say. Thus, if we encode the more frequent in fewer bits and the less frequent in more bits, the total length of the encoded text will be diminished. This consideration suggests that we use Huffman or arithmetic coding, preferably of adaptive kind, along with LZSS.

    标签: algorithm character position either

    上传时间: 2014-01-27

    上传用户:wang0123456789

  • 嵌入式文件系统ucfs.zip This project should serve as an "easy start" with /FS. All paths are relative to t

    嵌入式文件系统ucfs.zip This project should serve as an "easy start" with /FS. All paths are relative to the project file. You should therefore be able to copy the entire directory (including all subdirectories) to any location on your harddrive.

    标签: relative project should paths

    上传时间: 2015-04-28

    上传用户:zhliu007

  • Attributes, Constraints, and Carry Logic Overview Information for Mentor Customers Schematic S

    Attributes, Constraints, and Carry Logic Overview Information for Mentor Customers Schematic Syntax UCF/NCF File Syntax Attributes/Logical Constraints Placement Constraints Relative Location (RLOC) Constraints Timing Constraints Physical Constraints Relationally Placed Macros (RPM) Carry Logic in XC4000 FPGAs Carry Logic in XC5200 FPGAs

    标签: Constraints Information Attributes Customers

    上传时间: 2015-05-12

    上传用户:cc1015285075