搜索:Clocking

找到约 15 项符合「Clocking」的查询结果

结果 15
https://www.eeworm.com/dl/502/31067.html 单片机编程

Clocking Options for Stellaris

The main oscillator allows either a crystal or single-ended input clock signal. Cost-sensitiveapplications typically use an external crystal with the on-chip oscillator circuit since it is the mostcost-effective solution. It is also possible to use the internal oscillator to cloc ...
下载 163
·
查看 1061
https://www.eeworm.com/dl/954429.html 技术资料

Digital System clocking

·Digital System clocking  
下载 8
·
查看 8300
https://www.eeworm.com/dl/900809.html 技术资料

Memory Interfaces Data Capture Using Direct Clocking Technique

This application note describes the direct-clocking data capture technique for memoryinterfac
下载 8
·
查看 3256
https://www.eeworm.com/dl/845399.html 技术资料

FPGA Spartan6 CSG324数据手册

The BUFIO2 clocking region column lists the BUFIO2 clock sources that connect to the I/Oclock input for the associated pin. For more information see Clock Inputs and BUFIO2Clocking Regions in Chapter 1
下载 1
·
查看 1806
https://www.eeworm.com/dl/913852.html 技术资料

MC68LC302低功耗集成多协议微处理器参考手册

Section 2– Configuration, Clocking, Low Power Modes, andInternal Memory Map1. SCCE2 Register
下载 10
·
查看 6470
https://www.eeworm.com/dl/fpga/doc/32595.html 教程资料

XAPP1065 - 利用Spartan-6 FPGA设计扩频时钟发生器

  Consumer display applications commonly use high-speed LVDS interfaces to transfer videodata. Spread-spectrum clocking can be used to address electromagnetic compatibility (EMC)issues within these consumer devices. This application note uses Spartan®-6 FPGAs togener ...
下载 34
·
查看 1132
https://www.eeworm.com/dl/kbcluoji/40096.html 可编程逻辑

XAPP1065 - 利用Spartan-6 FPGA设计扩频时钟发生器

  Consumer display applications commonly use high-speed LVDS interfaces to transfer videodata. Spread-spectrum clocking can be used to address electromagnetic compatibility (EMC)issues within these consumer devices. This application note uses Spartan®-6 FPGAs togener ...
下载 146
·
查看 1247
https://www.eeworm.com/dl/517756.html 笔记

Vivado时序约束

Synopsys' widely-used design constraints format, known as SDC, describes the "design intent" and surrounding constraints for synthesis, clocking, timing, power, test and environmental and operating conditions. SDC has been in use and evolving for more than 20 years, making it the ...
查看 108
https://www.eeworm.com/dl/571/21305.html 模拟电子

数字集成电路设计Digital Integrated Circuit Design

  This unique guide to designing digital VLSI circuits takes a top-down approach, reflecting the natureof the design process in industry. Starting with architecture design, the book explains the why andhow of digital design, using the physics that designers need to know, ...
下载 33
·
查看 1061
https://www.eeworm.com/dl/571/21353.html 模拟电子

逐次逼近式AD转换器研究

A tutorial on SAR type A/D converters, this note contains detailed information on several 12-bit circuits. Comparator, clocking, and preamplifier designs are discussed. A final circuit gives a 12-bit conversion in 1.8µs. Appended sections explain the basic SAR technique a ...
下载 92
·
查看 1159