源码文件
% Digital circuit sizing using vectorize features % (a figure is generated if the tradeoff flag is turned on) % % This is an simpl…
Circuit+Analysis 源代码
汇集 Circuit+Analysis 相关的电路原理图、PCB工程文件、单片机/FPGA源代码、数据手册与应用设计方案。
收录资源 500 份
全站深度检索
共匹配 500 份工程资源
· 第 39 / 50 页
源码文件
% Digital circuit sizing (a simple, hard-coded example). % (a figure is generated if the tradeoff flag is turned on) % % This is a…
源码文件
礦ision2 Build Log Project: G:\li\Circuit Design contect\USB\C\MCU\USB V2.0.uv2 Project File Date: 11/20/2005 Output:
源码文件
礦ision2 Build Log Project: G:\li\Circuit Design contect\Automatic Mobile Toy Car\C\C8051F022.uv2 Project File Date: 04/18/2006…
源码文件
clear clc %for SNR=0:30 SNR=20; %Simulatin For FPGA% %8psk Modulation and Demodulation% %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%…
源码文件
CTerm非常精华下载 Tsinghua
源码文件
Network Working Group S. Sherry Request for Comments: 2092 X…
源码文件
Network Working Group J. Moy Request for Comments: 1793 …
源码文件
Network Working Group R. Balay Request for Comments: 2973 CoSine…
源码文件
Network Working Group R. Ullmann Request for Comments: 1090 Prime…