源码文件
[Editor_0] CursorCol=1 CursorRow=148 TopLine=117 LeftChar=1 Open=0 Top=0 [Editors] Focused=0 Order=0
汇集 Chip Layout 相关的电路原理图、PCB工程文件、单片机/FPGA源代码、数据手册与应用设计方案。
[Editor_0] CursorCol=1 CursorRow=148 TopLine=117 LeftChar=1 Open=0 Top=0 [Editors] Focused=0 Order=0
; Orange cfg file v3.9 ; Hardware driver: dllname,port(com/lpt/adr) HARDWARE=ORANGE2.DRV,LPT1 TIMER=I ; (S-Soft,H-Hard,I-IO…
DLSL 1 chip1.VerilogView U7127557.DLS chip2.VerilogView U8679847.DLS