搜索：CLOSE
找到约 83 项符合「CLOSE」的查询结果
结果 83
按分类筛选
https://www.eeworm.com/dl/656/245463.html
Java书籍
A close look at Javascript.
A close look at Javascript.
https://www.eeworm.com/dl/666/182794.html
Delphi控件源码
restart and close computer using delphi
restart and close computer using delphi
https://www.eeworm.com/dl/694/383952.html
并行计算
For PD close loop control. Used in tracing trajectory or simulation.
For PD close loop control. Used in tracing trajectory or simulation.
https://www.eeworm.com/dl/531/476986.html
操作系统开发
on/off monitor open/close cd/dvd drive show total RAM memory
on/off monitor
open/close cd/dvd drive
show total RAM memory
https://www.eeworm.com/dl/693/370108.html
GPS编程
Methods void close() int read() reads and returns a chracter. int read(char[] characterArray
Methods
void close()
int read()
reads and returns a chracter.
int read(char[] characterArray)
populates an array of characters with data.
boolean ready()
- returns “true” if there is data available.
……
https://www.eeworm.com/dl/687/493566.html
其他嵌入式/单片机内容
Firmware that controls a sliding door via a GSM modem (Open and Close the door)
Firmware that controls a sliding door via a GSM modem (Open and Close the door)
https://www.eeworm.com/dl/685/482766.html
JavaScript
Calculates if the brackets in a sentence are correctly close. Input consists, one per line, sentenc
Calculates if the brackets in a sentence are correctly close.
Input consists, one per line, sentences with brackets, and output say YES if its correctly close, or NO int if its not saying where is the error.
Input:
()[]<>(**)
(*)
(ASA
Output:
YES
NO 2
NO 4
https://www.eeworm.com/dl/643/206319.html
USB编程
This module is common to all of the Example programs It declares the {Open, Read, Write, Close} ca
This module is common to all of the Example programs
It declares the {Open, Read, Write, Close} calls for the USB device
These user-calls are translated into OS system calls
This module also contains several support routines used by all of the examples
https://www.eeworm.com/dl/663/488432.html
VHDL/FPGA/Verilog
This approach, we feel, came very close to obtaining an image from the camera OV7620. Before we trie
This approach, we feel, came very close to obtaining an image from the camera OV7620. Before we tried to capture a camera signal, we successfully transferred a test image from the FPGA s onboard RAM modules through RS232 to the PC program. This file do it.
https://www.eeworm.com/dl/532/386850.html
书籍源码
计算全息close all clc clear A=zeros(64) A(15:20,20:40)=1 A(15:50,20:25)=1 A(45:50,20:40)=1 A(30:34,
计算全息close all clc clear
A=zeros(64)
A(15:20,20:40)=1 A(15:50,20:25)=1
A(45:50,20:40)=1 A(30:34,20:35)=1
％ ppp=exp(rand(64)*pi*2*i) A=A.*ppp
％ Author s email: zjliu2001@163.com
figure imshow(abs(A),[])
Fa=fft2(fftshift(A)) Fs=fftshift(Fa)
Am=abs(Fs) ％ amplitude
Ph=ang ...