LFSR is linear fedback shift reg is fine dirnf shifting process.vhdl code to understand its function
LFSR is linear fedback shift reg is fine dirnf shifting process.vhdl code to understand its functioning...
Boot+Code技术资料
资源总数：4129
Boot+Code热门资料
查看全部4129个资源 »A hardware Gaussian noise generator for channel code evaluation和A Gaussian noise generator for hardw
A hardware Gaussian noise generator for channel code evaluation和A Gaussian noise generator for hardware-based simulations两篇关于高斯白噪声产生及信道估计的经典论文...
it is source code of 32 bit register and testbench for tht register written in verilog.
it is source code of 32 bit register and testbench for tht register written in verilog....
ds1302 timekeeper code for renesas M16c...I coded and optimized time keeping and ram usage function.
ds1302 timekeeper code for renesas M16c...I coded and optimized time keeping and ram usage function. (-:cool:-)...
M16C interrupt settings and Initial code setting for HEW4 for renesas M16c...I coded and optimized.
M16C interrupt settings and Initial code setting for HEW4 for renesas M16c...I coded and optimized. It will savr time to start a new app. (-:cool:-)...
Boot+Code资料分类