搜索结果
找到约 623 项符合
Analysis-Synthesis 的查询结果
编译器/解释器 編譯器設計 Analysis-Synthesis Model 分析Analysis: 原始程式轉換成階層結構稱為樹(tree)
編譯器設計 Analysis-Synthesis Model
分析Analysis: 原始程式轉換成階層結構稱為樹(tree)，語法樹(syntax tree)
合成Synthesis: 產生目標碼
通讯编程文档 With the advent of multimedia, digital signal processing (DSP) of sound has emerged from the shadow
With the advent of multimedia, digital signal processing (DSP) of sound has emerged from the shadow of bandwidth-limited speech processing. Today, the main appli- cations of audio DSP are high quality audio coding and the digital generation and manipulation of music signals. They share common resear ...
软件工程 Electronic design automation (EDA) company providing logic synthesis and analysis tools for FPGA and
Electronic design automation (EDA) company providing logic synthesis and analysis tools for FPGA and ASIC designers.
其他书籍 Advanced ASIC Chip Synthesis Using Synopsys Design Compiler. This second edition of this book descr
Advanced ASIC Chip Synthesis Using Synopsys Design Compiler. This second edition of this book describes the advanced concepts and
techniques used towards ASIC chip synthesis, physical synthesis, formal
verification and static timing analysis, using the Synopsys suite of tools.
技术书籍 Verilog HDL Synthesis, A Practical Primer
·Verilog HDL Synthesis, A Practical Primer
技术书籍 Advanced ASIC Chip Synthesis Using Synopsys Design Compiler,Physi
·Advanced ASIC Chip Synthesis Using Synopsys Design Compiler,Physical Compiler and Primetime
资料/手册 Design and Analysis of Analog Filters (英).pdf
资料->【E】光盘论文->【E5】英文书籍->Design and Analysis of Analog Filters (英).pdf
教程资料 直接数字频率合成（Direct Digital Fraquency Synthesis,即DDFS
直接数字频率合成（Direct Digital Fraquency Synthesis,即DDFS，一般简称DDS）是从相位概念出发直接合成所需要波形的一种新的频率合成技术。
教程资料 FPGA Synthesis with the Synplify Pro Tool
FPGA Synthesis with the Synplify Pro Tool
allegro State Machine Coding Styles for Synthesis
 
本文论述了状态机的verilog编码风格,以及不同编码风格的优缺点，Steve Golson's 1994 paper, "State Machine Design Techniques for Verilog and VHDL" [1], is agreat paper on state machine design using Verilog, VHDL and Synopsys tools. Steve's paper alsooffers in-depth background concernin ...