搜索:ASIC+Design

找到约 3,110 项符合「ASIC+Design」的查询结果

结果 3,110
按分类筛选
显示更多分类
https://www.eeworm.com/dl/534/249059.html 其他

IBM asic design

IBM asic design
下载 102
·
查看 1025
https://www.eeworm.com/dl/939405.html 技术资料

Asic Design Guide

·Asic Design Guide(600页)-Key concepts: The difference between full-custom and semicustom ASICs • The difference between standard-cell, gate-array, and programmable ASICs • ASIC design flow
下载 10
·
查看 2105
https://www.eeworm.com/dl/942159.html 技术资料

Asic Design Guide

·Asic Design Guide(600页)-Key concepts: The difference between full-custom and semicustom ASICs • The difference between standard-cell, gate-array, and programmable ASICs • ASIC design flow
下载 1
·
查看 2945
https://www.eeworm.com/dl/663/456692.html VHDL/FPGA/Verilog

ASIC Design using VHDL by Shyam Mani

ASIC Design using VHDL by Shyam Mani
下载 153
·
查看 1051
https://www.eeworm.com/dl/678/459467.html 系统设计方案

An Introduction to Application Specific Integrated Circuit (ASIC) Design

An Introduction to Application Specific Integrated Circuit (ASIC) Design
下载 72
·
查看 1070
https://www.eeworm.com/dl/887233.html 技术资料

ASIC逻辑综合及Synopsys Design Compiler使用

设计编译器(Design Compiler)和设计分析器(Design Analyzer) Design Compiler(DC) 是Synopsys逻辑综合工具的命令行接口
下载 10
·
查看 6138
https://www.eeworm.com/dl/542/423327.html 其他书籍

Advanced ASIC Chip Synthesis Using Synopsys Design Compiler. This second edition of this book descr

Advanced ASIC Chip Synthesis Using Synopsys Design Compiler. This second edition of this book describes the advanced concepts and techniques used towards ASIC chip synthesis, physical synthesis, formal verification and static timing analysis, using the Synopsys suite of tools. ...
下载 182
·
查看 1110
https://www.eeworm.com/dl/537/15955.html 技术书籍

Advanced ASIC Chip Synthesis Using Synopsys Design Compiler,Physi

·Advanced ASIC Chip Synthesis Using Synopsys Design Compiler,Physical Compiler and Primetime
下载 45
·
查看 1171
https://www.eeworm.com/dl/878692.html 技术资料

Advanced ASIC Chip Synthesis Using Synopsys Design Compiler,Physi

·Advanced ASIC Chip Synthesis Using Synopsys Design Compiler,Physical Compiler and Primetime
下载 9
·
查看 9294
https://www.eeworm.com/dl/908422.html 技术资料

asic

帧同步 系统是保证收、发双方同步工作的重要单元。从基群的帧结构中可知,同步时隙 TSo是奇、偶帧两种形式的图案交替,即偶帧TS0时隙的D2~D8为帧同步码“0011011”, 奇帧TSo时隙的
下载 1
·
查看 4975