A clock writing by Verilog which can count from 00:00 to 23:59. With a C file to see the simulation
A clock writing by Verilog which can count from 00:00 to 23:59. With a C file to see the simulation results. A co-design...
A*+algorithm技术资料下载专区,收录7,633份相关技术文档、开发源码、电路图纸等优质工程师资源,全部免费下载。
A clock writing by Verilog which can count from 00:00 to 23:59. With a C file to see the simulation results. A co-design...
This code will sum-up the value of a listview and save the entire list of a listview in just one click.
中南赛区ACM竞赛题 Description Given a two-dimensional array of positive and negative integers, a sub-rectangle is any contig...
WiiFuse is a FUSE filesystem module for Linux and Mac OS X. It will let you mount a Wii disc ISO and browse its content...
handshake checker and it is used in the design of USB or other material ,it is a simple one on the acadimic level
XTHIDE is a GUI that allows the user to hide a text message in an image file. The user will be asked for a key that wi...
This is a PCI to USB bridge schematic that i was draw by hand from a PCI to USB card, the schematic use VT6212L to make ...
开源备份软件源码 AMANDA, the Advanced Maryland Automatic Network Disk Archiver, is a backup system that allows the administra...