代码搜索：verilog hdl 是什么？
找到约 10,000 项符合「verilog hdl 是什么？」的源代码
代码结果 10,000
www.eeworm.com/read/347114/11690982
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity pll_reg is
port(
q : out vl_logic;
clk : in vl_logic;
ena : in vl_logic;
www.eeworm.com/read/347114/11691020
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity stratixgx_l22 is
port(
l22_out : out vl_logic;
a : in vl_logic;
b : in vl_l
www.eeworm.com/read/347114/11691096
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity stratixgx_l13 is
port(
l13_out : out vl_logic;
a : in vl_logic;
b : in vl_l
www.eeworm.com/read/347114/11691101
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity stratixgx_t02 is
port(
t02_out : out vl_logic;
a : in vl_logic;
b : in vl_l
www.eeworm.com/read/347114/11691126
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity stratixgx_l31 is
port(
l31_out : out vl_logic;
a : in vl_logic;
b : in vl_l
www.eeworm.com/read/347114/11691163
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity stratixgx_l04 is
port(
l04_out : out vl_logic;
a : in vl_logic;
b : in vl_l
www.eeworm.com/read/347114/11691169
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity mux4 is
port(
\Y\ : out vl_logic;
\I0\ : in vl_logic;
\I1\ : in vl_logic;
www.eeworm.com/read/347114/11691183
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity stratixgx_t11 is
port(
t11_out : out vl_logic;
a : in vl_logic;
b : in vl_l
www.eeworm.com/read/347114/11691189
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity stratixgx_t20 is
port(
t20_out : out vl_logic;
a : in vl_logic;
b : in vl_l
www.eeworm.com/read/347114/11691210
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity stratixgx_l40 is
port(
l40_out : out vl_logic;
a : in vl_logic;
b : in vl_l