代码搜索：verilog hdl 是什么？
找到约 10,000 项符合「verilog hdl 是什么？」的源代码
代码结果 10,000
www.eeworm.com/read/478173/6720987
t 60_vpassert.t
#!/usr/bin/perl -w
# DESCRIPTION: Perl ExtUtils: Type 'make test' to test this package
#
# Copyright 2000-2009 by Wilson Snyder. This program is free software;
# you can redistribute it and/or modify
www.eeworm.com/read/478173/6720997
out 80_vppreproc_cmped.out
`line 1 "verilog/inc2.v" 1
At file `__FILE__ line `__LINE__
`line 5 "verilog/inc2.v" 0
`line 1 "verilog/inc3.v" 1
`line 2 "inc3_a_filename_from_line_directive" 0
At file `__FILE
www.eeworm.com/read/478173/6720999
t 34_parser.t
#!/usr/bin/perl -w
# DESCRIPTION: Perl ExtUtils: Type 'make test' to test this package
#
# Copyright 2000-2009 by Wilson Snyder. This program is free software;
# you can redistribute it and/or modify
www.eeworm.com/read/478173/6721001
out 30_preproc.out
verilog/inc2.v:1: `line 1 "verilog/inc1.v" 1
verilog/inc2.v:1: `line 1 "verilog/inc1.v" 0
verilog/inc2.v:1: `line 1 "verilog/inc2.v" 1
verilog/inc2.v:1: // DESCRIPTION: Verilog::Preproc: Example sourc
www.eeworm.com/read/478173/6721004
vppreproc
#!/usr/bin/perl -w
# See copyright, etc in below POD section.
######################################################################
require 5.005;
use lib 'blib/arch';
use lib 'blib/lib';
use lib '.
www.eeworm.com/read/477743/6733661
cfg compxlib.cfg
#*****************************************************************
# compxlib initialization file (compxlib.cfg) *
#
www.eeworm.com/read/410651/11273296
qmsg ps2.fit.qmsg
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0}
{ "I
www.eeworm.com/read/408281/11400050
qmsg ps2.fit.qmsg
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0}
{ "I
www.eeworm.com/read/404187/11490589
qsf top_pci32.qsf
# Copyright (C) 1991-2004 Altera Corporation
# Any megafunction design, and related netlist (encrypted or decrypted),
# support information, device programming or simulation file, and any oth
www.eeworm.com/read/403293/11519764
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity wb_conbusex_top_bench is
end wb_conbusex_top_bench;