代码搜索：verilog hdl 是什么？
找到约 10,000 项符合「verilog hdl 是什么？」的源代码
代码结果 10,000
www.eeworm.com/read/18434/788766
srm hdl_demo.srm
@ERMRq pa)qq_uR XOCFs_RVVuv)Q;O
NR 3#HPb_E_8DkR#C4N;
PCR3Gs0CMRND4N;
P$R#MF_Vs_OC#_CJblsHRD"O
";N3PRHs#bH4lR;P
NRE3P8#D_ RHb4F;
R
J;HDRO N;
H$R#M#_HOODF ;R4
OHRD
s;N#HR$NM_#O$ME;R4
bHRsCC#
www.eeworm.com/read/18434/788772
taq hdl_demo.taq
ta_from_paths=i:op_code[2] i:op_code[1] i:op_code[0] p:clk
ta_to_paths=p:result[7:0]
ta_max_display_worst_paths=5
www.eeworm.com/read/18434/788773
fse hdl_demo.fse
fsm_encoding {1380381} onehot
fsm_state_encoding {1380381} 0000 {0000000001}
fsm_state_encoding {1380381} 0001 {0000000010}
fsm_state_encoding {1380381} 0010 {0000000100}
fsm_state_encod
www.eeworm.com/read/18563/794221
v hdl_demo.v
module hdl_demo(rst, clk, start_value, in_a, in_b, in_c, accum_a, accum_b, result);
input rst, clk, in_a, in_b, in_c;
input [7:0] accum_a, accum_b;
input [31:0] start_value;
output [7:0] result;
www.eeworm.com/read/18563/794241
v hdl_demo.v
module hdl_demo(rst, clk, start_value, in_a, in_b, in_c, accum_a, accum_b, result);
input rst, clk, in_a, in_b, in_c;
input [7:0] accum_a, accum_b;
input [31:0] start_value;
output [7:0] result;
www.eeworm.com/read/479994/1324871
v hdl_demo.v
module hdl_demo(rst, clk, start_value, in_a, in_b, in_c, accum_a, accum_b, result);
input rst, clk, in_a, in_b, in_c;
input [7:0] accum_a, accum_b;
input [31:0] start_value;
output [7:0] result;
www.eeworm.com/read/479994/1324873
vhd hdl_demo.vhd
library IEEE;
use IEEE.std_logic_1164.all;
--lab2
--lab2
entity hdl_demo is
port (rst, clk,in_a,in_b,in_c : in std_logic;
accum_a, accum_b : in std_logic_vector(7 downto 0);
www.eeworm.com/read/479994/1324876
plg hdl_demo.plg
@P: Part : EP1S10FC780-5
@P: Worst Slack : -5.041
@P: clk - Estimated Frequency : NA
@P: clk - Requested Frequency : 150.0 MHz
@P: clk - Estimated Period : NA
@P: clk - Requested Period : 6
www.eeworm.com/read/343627/3218185
v hdl_demo.v
module hdl_demo(rst, clk, start_value, in_a, in_b, in_c, accum_a, accum_b, result);
input rst, clk, in_a, in_b, in_c;
input [7:0] accum_a, accum_b;
input [31:0] start_value;
output [7:0] result;
www.eeworm.com/read/343627/3218187
vhd hdl_demo.vhd
library IEEE;
use IEEE.std_logic_1164.all;
--lab2
--lab2
entity hdl_demo is
port (rst, clk,in_a,in_b,in_c : in std_logic;
accum_a, accum_b : in std_logic_vector(7 downto 0);