代码搜索：verilog hdl 开发教程
找到约 10,000 项符合「verilog hdl 开发教程」的源代码
代码结果 10,000
www.eeworm.com/read/343627/3218394
edn hdl_demo.edn
(edif hdl_demo
(edifVersion 2 0 0)
(edifLevel 0)
(keywordMap (keywordLevel 0))
(status
(written
(timeStamp 2004 6 16 17 36 31)
(author "Synplicity, Inc.")
(progra
www.eeworm.com/read/343627/3218395
tlg hdl_demo.tlg
Selecting top level module hdl_demo
Synthesizing module alu
Synthesizing module hdl_demo
@N: CL201 :"D:\CD\Example-4-1\Synplify_Pro\verilog\HDL_DEMO.V":38:0:38:5|Trying to extract state machine for
www.eeworm.com/read/343627/3218396
prf hdl_demo.prf
#
# Logical Preferences generated for Lucent by Synplify 7.3.5, Build 222R.
#
# Period Constraints
FREQUENCY PORT "clk" 150.0 MHz;
# Output Constraints
CLOCK_TO_OUT "result_0" 6.6667 NS CLKPOR
www.eeworm.com/read/343627/3218399
srs hdl_demo.srs
#
#
#
# Created by Synplify Verilog HDL Compiler version Compilers 2.6.0, Build 102R from Synplicity, Inc.
# Copyright 1994-1999 Synplicity, Inc. , All rights reserved.
# Synthesis Netlist writte
www.eeworm.com/read/343627/3218400
srd hdl_demo.srd
f "noname"; #file 0
f "d:\cd\example-4-1\synplify_pro\verilog\alu.v"; #file 1
f "d:\cd\example-4-1\synplify_pro\verilog\hdl_demo.v"; #file 2
VNAME 'work.alu.verilog'; # view id 0
VNAME 'work.hdl_d
www.eeworm.com/read/343627/3218401
srm hdl_demo.srm
f "noname"; #file 0
f "d:\cd\example-4-1\synplify_pro\verilog\alu.v"; #file 1
f "d:\cd\example-4-1\synplify_pro\verilog\hdl_demo.v"; #file 2
VNAME 'LUCENT.VHI.PRIM'; # view id 0
VNAME 'LUCENT.VLO.
www.eeworm.com/read/343627/3218402
ncf hdl_demo.ncf
#
# Constraints generated by Synplify Pro 7.3.5, Build 256R
#
# Period Constraints
#Begin clock constraints
NET "clk" TNM_NET = "clk";
TIMESPEC "TS_clk" = PERIOD "clk" 6.667 ns HIGH 50.00%;
www.eeworm.com/read/343627/3218405
fse hdl_demo.fse
fsm_encoding {1380381} onehot
fsm_state_encoding {1380381} 0000 {0000000001}
fsm_state_encoding {1380381} 0001 {0000000010}
fsm_state_encoding {1380381} 0010 {0000000100}
fsm_state_encod
www.eeworm.com/read/343627/3218916
v hdl_demo.v
module hdl_demo(rst, clk, start_value, in_a, in_b, in_c, accum_a, accum_b, result);
input rst, clk, in_a, in_b, in_c;
input [7:0] accum_a, accum_b;
input [31:0] start_value;
output [7:0] result;
www.eeworm.com/read/343627/3218926
v hdl_demo.v
module hdl_demo(rst, clk, start_value, in_a, in_b, in_c, accum_a, accum_b, result);
input rst, clk, in_a, in_b, in_c;
input [7:0] accum_a, accum_b;
input [31:0] start_value;
output [7:0] result;