代码搜索：verilog hdl 开发教程
找到约 10,000 项符合「verilog hdl 开发教程」的源代码
代码结果 10,000
www.eeworm.com/read/479994/1324871
v hdl_demo.v
module hdl_demo(rst, clk, start_value, in_a, in_b, in_c, accum_a, accum_b, result);
input rst, clk, in_a, in_b, in_c;
input [7:0] accum_a, accum_b;
input [31:0] start_value;
output [7:0] result;
www.eeworm.com/read/479994/1324873
vhd hdl_demo.vhd
library IEEE;
use IEEE.std_logic_1164.all;
--lab2
--lab2
entity hdl_demo is
port (rst, clk,in_a,in_b,in_c : in std_logic;
accum_a, accum_b : in std_logic_vector(7 downto 0);
www.eeworm.com/read/479994/1324876
plg hdl_demo.plg
@P: Part : EP1S10FC780-5
@P: Worst Slack : -5.041
@P: clk - Estimated Frequency : NA
@P: clk - Requested Frequency : 150.0 MHz
@P: clk - Estimated Period : NA
@P: clk - Requested Period : 6
www.eeworm.com/read/343627/3218185
v hdl_demo.v
module hdl_demo(rst, clk, start_value, in_a, in_b, in_c, accum_a, accum_b, result);
input rst, clk, in_a, in_b, in_c;
input [7:0] accum_a, accum_b;
input [31:0] start_value;
output [7:0] result;
www.eeworm.com/read/343627/3218187
vhd hdl_demo.vhd
library IEEE;
use IEEE.std_logic_1164.all;
--lab2
--lab2
entity hdl_demo is
port (rst, clk,in_a,in_b,in_c : in std_logic;
accum_a, accum_b : in std_logic_vector(7 downto 0);
www.eeworm.com/read/343627/3218385
v hdl_demo.v
module hdl_demo(rst, clk, start_value, in_a, in_b, in_c, accum_a, accum_b, result);
input rst, clk, in_a, in_b, in_c;
input [7:0] accum_a, accum_b;
input [31:0] start_value;
output [7:0] result;
www.eeworm.com/read/343627/3218388
vhd hdl_demo.vhd
library IEEE;
use IEEE.std_logic_1164.all;
--lab2
--lab2
entity hdl_demo is
port (rst, clk,in_a,in_b,in_c : in std_logic;
accum_a, accum_b : in std_logic_vector(7 downto 0);
www.eeworm.com/read/343627/3218390
edf hdl_demo.edf
(edif hdl_demo
(edifVersion 2 0 0)
(edifLevel 0)
(keywordMap (keywordLevel 0))
(status
(written
(timeStamp 2004 6 16 16 5 5)
(author "Synplicity, Inc.")
(program
www.eeworm.com/read/343627/3218391
srr hdl_demo.srr
$ Start of Compile
#Wed Jun 16 17:36:28 2004
Synplicity Verilog Compiler, version Compilers 2.6.0, Build 102R, built Jan 27 2004
Copyright (C) 1994-2004, Synplicity Inc. All Rights Reserved
@
www.eeworm.com/read/343627/3218393
plg hdl_demo.plg
@P: Worst Slack : -16.044
@P: hdl_demo|clk - Estimated Frequency : 44.0 MHz
@P: hdl_demo|clk - Requested Frequency : 150.0 MHz
@P: hdl_demo|clk - Estimated Period : 22.711
@P: hdl_demo|clk -