代码搜索:verilog hdl 开发教程

找到约 10,000 项符合「verilog hdl 开发教程」的源代码

代码结果 10,000
www.eeworm.com/read/136812/5860463

c hdl_text.c

#ifndef lint static char sccsid[] = "@(#)hdl_text.c 1.1 92/07/30 Copyr 1990 Sun Micro"; #endif /* * Copyright (c) 1990 by Sun Microsystems, Inc. */ #include #include /*
www.eeworm.com/read/136812/5860475

c hdl_uti.c

#ifndef lint static char sccsid[] = "@(#)hdl_uti.c 1.1 92/07/30 Copyr 1990 Sun Micro"; #endif /* * Copyright (c) 1990 by Sun Microsystems, Inc. */ #include #include #include
www.eeworm.com/read/136812/5860479

c hdl_triangles.c

#ifndef lint static char sccsid[] = "@(#)hdl_triangles.c 1.1 92/07/30 Copyr 1990 Sun Micro"; #endif /* * Copyright (c) 1990 by Sun Microsystems, Inc. */ #include #include
www.eeworm.com/read/144509/6288529

pdf abel-hdl.pdf

www.eeworm.com/read/259554/11783139

pdf 002 hdl指南.pdf

www.eeworm.com/read/151438/12210773

pdf hdl设计风格.pdf

www.eeworm.com/read/148860/12419768

cpp hdl_dump.cpp

/* * hdl_dump.c * $Id: hdl_dump.c,v 1.14 2005/02/17 17:50:25 b081 Exp $ * * Copyright 2004 Bobi B., w1zard0f07@yahoo.com * * This file is part of hdl_dump. * * hdl_dump is free softwar
www.eeworm.com/read/132035/14113304

v hdl_demo.v

module hdl_demo(rst, clk, start_value, in_a, in_b, in_c, accum_a, accum_b, result); input rst, clk, in_a, in_b, in_c; input [7:0] accum_a, accum_b; input [31:0] start_value; output [7:0] result;