代码搜索：std
找到约 10,000 项符合「std」的源代码
代码结果 10,000
www.eeworm.com/read/395647/8164063
vhd mealy1.vhd
library ieee;
use ieee.std_logic_1164.all;
entity mealy1 is port(
clk, rst: in std_logic;
id: in std_logic_vector(3 downto 0);
y: out std_lo
www.eeworm.com/read/395606/8167130
vhd alumux_.vhd
-------------------------------------------------------------------------------
-- --
-- X X XXXXXX XXXXXX
www.eeworm.com/read/395606/8167174
vhd mc8051_alu_.vhd
-------------------------------------------------------------------------------
-- --
-- X X XXXXXX XXXXXX
www.eeworm.com/read/395606/8167190
vhd mc8051_siu_.vhd
-------------------------------------------------------------------------------
-- --
-- X X XXXXXX XXXXXX
www.eeworm.com/read/395471/8171895
vhd notetabs.vhd
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
ENTITY NoteTabs IS
PORT ( clk : IN STD_LOGIC;
ENA:IN STD_LOGIC_VECTOR (1 DOWNTO 0);
ToneIndex : OUT
www.eeworm.com/read/295206/8180027
vhd vga.vhd
---------------------------------------------------------------------------------------------------
--*************************************************************************************************
www.eeworm.com/read/295206/8180078
vhd spi.vhd
---------------------------------------------------------------------------------------------------
--*************************************************************************************************
www.eeworm.com/read/295206/8180100
vhd irda.vhd
---------------------------------------------------------------------------------------------------
--*************************************************************************************************
www.eeworm.com/read/395046/8197991
vhd xspfpga.vhd
--------------------------------------------------------------------------------
-- Copyright (c) 2000 by Trenz Electronic.
-- Duenner Kirchweg 77, 32257 Buende, Germany, www.trenz-electronic.de
--
www.eeworm.com/read/394878/8204531
vhd dis.vhd
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all; --库包含
entity DIS is
port(din : in std_logic_vector(3 downto 0); -- 显示口令数据
cr_cnt :in std_logic_vector(1