代码搜索:shift

找到约 10,000 项符合「shift」的源代码

代码结果 10,000
www.eeworm.com/read/211745/15174358

vhd shift_add.vhd

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; entity shift_add is port(indata:in std_logic_vector(10 downto 0); clk:in std_logic; add_en: in std_logic;
www.eeworm.com/read/211745/15174713

vhd shift8.vhd

library ieee; use ieee.std_logic_1164.all; entity shift8 is port(a,clk1,clr1:in std_logic; b:out std_logic); end shift8; architecture rtl of shift8 is component dff4 port(clk,clr,d:in std_
www.eeworm.com/read/208619/15242029

vhd ram_shift.vhd

-- PARALLE IN PARALLEL OUT SHIFTER IN THE ADDRESS GENERATION UNIT. -- REQUIRED BECAUSE FFT IS COMPUTED ON DATA AND WRITTEN BACK INTO THE SAME -- LOCATION AFTER 5 CYCLES. SO THE READ ADDRESS IS SHIFT
www.eeworm.com/read/208619/15242041

vhd shift2.vhd

-- SHIFT UNIT library ieee ; use ieee.std_logic_1164.all ; use work.butter_lib.all ; use ieee.std_logic_arith.all ; use ieee.std_logic_unsigned.all ; entity shift2 is port ( sub_contr
www.eeworm.com/read/205830/15305803

vhd date_shift.vhd

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity date_shift is port( clk : in std_logic; Din1,Din2,Din3,Din4,Din5,Din6,Din7 : in std_logic_vector(3 d
www.eeworm.com/read/2264/16045

plg bcd shift.plg

礦ision3 Build Log Project: E:\Program Files\Labcenter Electronics\Proteus 6 Demonstration(2)\10 BCD Shift\BCD Shift.uv2 Project File Date: 07/22/2006
www.eeworm.com/read/2264/16049

opt bcd shift.opt

### uVision2 Project, (C) Keil Software ### Do not modify ! cExt (*.c) aExt (*.s*; *.src; *.a*) oExt (*.obj) lExt (*.lib) tExt (*.txt; *.h; *.inc) pExt (*.plm) CppX (*.cpp) DaveTm {
www.eeworm.com/read/2264/16051

lst bcd shift.lst

A51 MACRO ASSEMBLER BCD_SHIFT 07/22/2006 22:25:46 PAGE 1 MACRO ASSEMBLER A51 V8.00 OBJECT MODULE PLACED IN BCD Shift.OBJ ASSEMBLE