代码搜索结果

//两个3位二进制数的除法，结果（整数商）输出到数码管显示 module div(a,b,c,en); input[2:0] a,b;//a 被除数，b 除数 output[7:0] c; reg[7:0] c; output[7:0] en; reg[3:0] c_tmp;//商（整数部分） reg[2:0] temp_reg;//计算的中间结果寄存器 integer

Release 7.1.04i - Bitgen H.42 Copyright (c) 1995-2005 Xilinx, Inc. All rights reserved. Loading device for application Rf_Device from file 'v50.nph' in environment D:/Xilinx. "div" is an NCD, ver

Release 7.1.04i Map H.42 Xilinx Mapping Report File for Design 'div' Design Information ------------------ Command Line : D:/Xilinx/bin/nt/map.exe -ise e:\temp\spartan2\veriloge\basic\div\div.ise

cpldfit: version H.42 Xilinx Inc. Fitter Report Design Name: div Date: 2-21-2006, 2:21PM Device

/* div.c - div file for stdlib */ /* Copyright 1992-2001 Wind River Systems, Inc. */ /* modification history -------------------- 01g,25sep01,gls fixed div_r to check for negative numerator (SPR #

#objdump: -dr --prefix-addresses -mmips:4000 #name: MIPS div #source: div.s # Test the div macro. .*: +file format .*mips.* Disassembly of section .text: 0+0000 ]*> div zero,a0,a1 0+0004 ]*

#as: -march=r4000 -mtune=r4000 #objdump: -dr --prefix-addresses -mmips:4000 #name: MIPS div # Test the div macro. .*: +file format .*mips.* Disassembly of section .text: 0+0000 ]*> div zero,a0,

# Source file used to test the div macro. foo: div $0,$4,$5 div $4,$5 div $4,$5,$6 div $4,1 div $4,$5,1 div $4,-1 div $4,$5,-1 div $4,2 div $4,$5,2 div $4,0x8000 div $4,$5,0x8000 div $4,-0

#ifndef CYGONCE_LIBC_STDLIB_DIV_INL #define CYGONCE_LIBC_STDLIB_DIV_INL /*=========================================================================== // // div.inl // // Inline impleme