代码搜索:dataIn

找到约 2,888 项符合「dataIn」的源代码

代码结果 2,888
www.eeworm.com/read/439096/7717037

c lcd.c

#include #include #define uint unsigned int #define DISP_ON 0x3f #define DISP_OFF 0x3e #define COL 0x40 //列地址 #define PAGE 0xb8 //行地址 #define START_LI
www.eeworm.com/read/439096/7717067

lst lcd.lst

C51 COMPILER V7.50 LCD 04/25/2007 10:47:47 PAGE 1 C51 COMPILER V7.50, COMPILATION OF MODULE LCD OBJECT MODULE PLACED IN LCD
www.eeworm.com/read/199789/7822602

txt 汉明纠错吗编码器.txt

-- Hamming Encoder -- A 4-bit Hamming Code encoder using concurrent assignments. -- The output vector is connected to the individual parity bits using an aggregate assignment. -- download from: w
www.eeworm.com/read/198238/7946377

txt 汉明纠错吗编码器.txt

-- Hamming Encoder -- A 4-bit Hamming Code encoder using concurrent assignments. -- The output vector is connected to the individual parity bits using an aggregate assignment. -- download from: w
www.eeworm.com/read/197597/7984775

txt 汉明纠错吗编码器.txt

-- Hamming Encoder -- A 4-bit Hamming Code encoder using concurrent assignments. -- The output vector is connected to the individual parity bits using an aggregate assignment. -- download from: w
www.eeworm.com/read/297692/8004244

sdo diff_io_top_v.sdo

// Copyright (C) 1991-2002 Altera Corporation // Any megafunction design, and related netlist (encrypted or decrypted), // support information, device programming or simulation file, and any
www.eeworm.com/read/196815/8058236

bak hmac_ccore_sha1db.v.bak

module sha1_tb; wire [31:0] digestresult; wire sha1int; wire wr_wait; reg en; reg wr; reg reset; reg clk; reg [31:0] datain; reg [3:0] addr; parameter dely=10; //initial //$sdf_annotate("sha1_gate1
www.eeworm.com/read/196815/8058247

bak sha1_ccore_db1.bak

module sha1_tb; wire [31:0] digestresult; wire sha1int; wire wr_wait; reg en; reg wr; reg reset; reg clk; reg [31:0] datain; reg [3:0] addr; parameter dely=10; //initial //$sdf_annotate("sha1_gate1
www.eeworm.com/read/196815/8058257

bak hmac_ccore_hmacdb2.v.bak

module sha1_tb; wire [31:0] digestresult; wire sha1int; wire wr_wait; reg en; reg wr; reg reset; reg clk; reg [31:0] datain; reg [3:0] addr; parameter dely=10; //initial //$sdf_annotate("sha1_gate1
www.eeworm.com/read/196815/8058259

v sha1_db.v

module sha1_tb; wire [31:0] digestresult; wire sha1int; wire wr_wait; reg en; reg wr; reg reset; reg clk; reg [31:0] datain; reg [3:0] addr; parameter dely=40; //initial //$sdf_annotate("sha1_gate1