代码搜索：complex

找到约 10,000 项符合「complex」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/269205/4246975

areasrr rpt_complex_bibus.areasrr

#### START OF AREA REPORT #####[ Part: EP2C5QC208-6 (Altera) ----------------------------------------------------------------------------- ######## Utilization report for Top level view:
·
www.eeworm.com/read/269205/4246979

tlg complex_bibus2.tlg

Selecting top level module complex_bibus @N:"C:\prj\Example-5-1\complex_bibus\decode.v":1:7:1:12|Synthesizing module decode @N:"C:\prj\Example-5-1\complex_bibus\counter.v":2:7:2:13|Synthesizing mo
·
www.eeworm.com/read/269205/4246981

srr complex_bibus2.srr

#Program: Synplify Pro 8.1 #OS: Windows_NT $ Start of Compile #Mon Jan 02 21:43:33 2006 Synplicity Verilog Compiler, version 3.1.0, Build 049R, built May 3 2005 Copyright (C) 1994-2005, Synp
·
www.eeworm.com/read/269205/4246983

vif complex_bibus2.vif

# # Synplicity Verification Interface File # Generated using Synplify-pro # # Copyright (c) 1996-2005 Synplicity, Inc. # All rights reserved # # Set logfile options vif_set_result_file comp
·
www.eeworm.com/read/269205/4246984

xrf complex_bibus2.xrf

vendor_name = Synplicity source_file = 0, noname, synplify source_file = 1, c:\eda\synplicity\fpga_81\lib\altera\altera.v, synplify source_file = 2, c:\eda\synplicity\fpga_81\lib\altera\cycloneii.v
·
www.eeworm.com/read/269205/4246988

srs complex_bibus2.srs

# # # # Created by Synplify Verilog HDL Compiler version 3.1.0, Build 049R from Synplicity, Inc. # Copyright 1994-2004 Synplicity, Inc. , All rights reserved. # Synthesis Netlist written on Mon J
·
www.eeworm.com/read/269205/4246989

sxr complex_bibus2.sxr

BeginView complex_bibus NoName Inst: I_16_x_i I_16_x_i_cZ inv Inst: un1_decode_out_2_0[4] un1_decode_out_2_0_4_ cycloneii_lcell_comb Inst: un1_decode_out_2_0[5] un1_decode_out_2_0_5_ cycl
·
www.eeworm.com/read/269205/4246990

sdc autoconstraint_complex_bibus.sdc

#Begin clock constraint define_clock -name {b:complex_bibus|clk} -period 10000000.000 -clockgroup Autoconstr_clkgroup_0 -rise 0.000 -fall 5000000.000 -route 0.000 #End clock constraint
·
www.eeworm.com/read/269205/4246992

tcl complex_bibus_cons.tcl

source "C:/eda/synplicity/fpga_81/lib/altera/quartus_cons.tcl" syn_create_and_open_prj complex_bibus source $::quartus(binpath)/prj_asd_import.tcl syn_create_and_open_csf complex_bibus syn_handle_
·
www.eeworm.com/read/446555/1712220

svn-base complex.h.svn-base

#include using namespace std; class Complex { public: Complex(double realPart, double imPart); Complex(double realPart); Complex(); string toString() const; private: do
·