代码搜索:coder

找到约 7,216 项符合「coder」的源代码

代码结果 7,216
www.eeworm.com/read/289444/8550865

c coder_bp_sorted.c

/***** same as the plain old EZ coder_bp.c but we send the quartets in order of their parents' magnitude. sorting usually HURTS compression !? I thought it would help & mean that TOTMAX
www.eeworm.com/read/289444/8550905

c coder_o0.c

#include #include #include #include #include #define TOT_MAX 4000 #define ALPHABET 128 #define ESCAPE (ALPHABET-1)
www.eeworm.com/read/186679/8917258

h base64coder.h

/* Module : Base64Coder.CPP Purpose: Definition for the Base64 encoder / decoder class Created: PJN / 20-06-2000 History: None Copyright (c) 1998 - 2002 by PJ Naughter. All rights reserved.
www.eeworm.com/read/186679/8917261

cpp base64coder.cpp

/* Module : Base64Coder.CPP Purpose: Implementation for the Base64 encoder / decoder class Created: PJN / 20-06-2000 History: None Copyright (c) 1998 - 2002 by PJ Naughter. All rights reserv
www.eeworm.com/read/164129/8996481

vhd coder8_3.vhd

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity coder8_3 is port(sel:in std_logic_vector(7 downto 0); q:out std_logic_vector(
www.eeworm.com/read/381044/9113632

vhd coder8_3.vhd

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity coder8_3 is port(sel:in std_logic_vector(7 downto 0); q:out std_logic_vector(
www.eeworm.com/read/381044/9113848

vhd coder16_4.vhd

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity coder16_4 is port(a:in std_logic_vector(15 downto 0); z:out std_logic_vector
www.eeworm.com/read/374530/9400060

vhd coder8_3.vhd

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity coder8_3 is port(sel:in std_logic_vector(7 downto 0); q:out std_logic_vector(
www.eeworm.com/read/374530/9400231

vhd coder16_4.vhd

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity coder16_4 is port(a:in std_logic_vector(15 downto 0); z:out std_logic_vector
www.eeworm.com/read/175975/9523672

plg g729coder.plg

Build Log --------------------Configuration: G729Coder - Win32 Debug-------------------- Command Lines Creating temporary file "C:\DOCUME~1\Joe