代码搜索：buffer

找到约 10,000 项符合「buffer」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/364157/9920100

coe buffer_img.coe

MEMORY_INITIALIZATION_RADIX=16; MEMORY_INITIALIZATION_VECTOR= FF,D8,FF,E0,00,10,4A,46,49,46,00,01,02,00,00,01,00,01,00,00,FF,C0,00,11,08, 00,00,00,00, 03,01,22,00,02,11,01,03,11,01,FF,DB,00,84, 00,
·
www.eeworm.com/read/364157/9920102

xco buffer_img.xco

# Xilinx CORE Generator 6.1i # Username = Administrador # COREGenPath = C:\Winapp\Xilinx\coregen # ProjectPath = E:\VHDL\PFCarrera\FPGA\Coregen # ExpandedProjectPath = E:\VHDL\PFCarrera\FPGA\Coregen #
·
www.eeworm.com/read/364157/9920118

xcp buffer_img.xcp

# Xilinx CORE Generator 6.1i SELECT Single_Port_Block_Memory Virtex2 Xilinx,_Inc. 5.0 CSET primitive_selection = Optimize_For_Area CSET init_value = 0 CSET register_inputs = false CSET write_enable_po
·
www.eeworm.com/read/364157/9920119

xco buffer_comp.xco

# Xilinx CORE Generator 6.1i # Username = Administrador # COREGenPath = C:\Winapp\Xilinx\coregen # ProjectPath = E:\VHDL\PFCarrera\FPGA\Coregen # ExpandedProjectPath = E:\VHDL\PFCarrera\FPGA\Coregen #
·
www.eeworm.com/read/364157/9920129

edn buffer_img.edn

(edif test (edifVersion 2 0 0) (edifLevel 0) (keywordMap (keywordLevel 0)) (status (written (timeStamp 2004 10 11 3 28 17) (author "Xilinx, Inc.") (program "Xilinx CORE Generator" (version "Xili
·
www.eeworm.com/read/364157/9920138

vho buffer_img.vho

-------------------------------------------------------------------------------- -- This file is owned and controlled by Xilinx and must be used -- -- solely for design, simulation,
·
www.eeworm.com/read/364157/9920142

vhd buffer_img.vhd

-------------------------------------------------------------------------------- -- This file is owned and controlled by Xilinx and must be used -- -- solely for design, simulation,
·
www.eeworm.com/read/364157/9920159

xcp buffer_comp.xcp

# Xilinx CORE Generator 6.1i SELECT Single_Port_Block_Memory Virtex2 Xilinx,_Inc. 5.0 CSET primitive_selection = Optimize_For_Area CSET init_value = 0 CSET register_inputs = false CSET write_enable_po
·
www.eeworm.com/read/364157/9920164

vhd buffer_comp.vhd

-------------------------------------------------------------------------------- -- This file is owned and controlled by Xilinx and must be used -- -- solely for design, simulation,
·
www.eeworm.com/read/364157/9920166

edn buffer_comp.edn

(edif test (edifVersion 2 0 0) (edifLevel 0) (keywordMap (keywordLevel 0)) (status (written (timeStamp 2004 10 9 1 3 47) (author "Xilinx, Inc.") (program "Xilinx CORE Generator" (version "Xilinx
·