代码搜索结果

library verilog; use verilog.vl_types.all; entity stratix_mac_register is generic( data_width : integer := 18 ); port( data : in vl_logic_vector(71 down

STYFILENAME=getpcmdata.sty PROJECT=getpcmdata ENTRY=Pure VHDL WORKING_PATH=d:/cpld/fpga/getpcmsim MODULE=GetPcm TOP_FILE=getpcm.vhd EDF_FILE_LIST=uartrec.vhd uartsend.vhd baudr.vhd getpcm.vhd pc

vmap altera_220 C:/Downloads/modelsim_oem_57e_q40_sp1_pc_models/altera/verilog/220model # Modifying D:/prj_D/modelsim_demo/func_sim/func_sim.mpf # Compile of pllx2.v was successful. # Compile of pl

library verilog; use verilog.vl_types.all; entity altcdr_tx is generic( number_of_channels: integer := 1; deserialization_factor: integer := 3; inclock_period : integer :=

library verilog; use verilog.vl_types.all; entity lpm_clshift is generic( lpm_width : integer := 1; lpm_widthdist : integer := 1; lpm_shifttype : string := "LOGI

library verilog; use verilog.vl_types.all; entity altcdr_rx is generic( number_of_channels: integer := 1; deserialization_factor: integer := 3; inclock_period : integer :=

library verilog; use verilog.vl_types.all; entity tri_bus is generic( width_datain : integer := 1; width_dataout : integer := 1 ); port( datain : in

library verilog; use verilog.vl_types.all; entity arm_scale_cntr is port( clk : in vl_logic; reset : in vl_logic; cout : out vl_

library verilog; use verilog.vl_types.all; entity stratix_lcell_register is generic( synch_mode : string := "off"; register_cascade_mode: string := "off"; power_up

library verilog; use verilog.vl_types.all; entity stratix_mac_out_internal is generic( operation_mode : string := "output_only"; dataa_width : integer := 36; datab_wi