代码搜索结果

library verilog; use verilog.vl_types.all; entity x_ramb4_s16 is generic( cds_action : string := "ignore"; init_00 : integer := 0; init_01 : integer :

library verilog; use verilog.vl_types.all; entity x_ramb4_s1 is generic( cds_action : string := "ignore"; init_00 : integer := 0; init_01 : integer :=

library verilog; use verilog.vl_types.all; entity kdcm_v1_0 is generic( b_signed : integer := 1; constant_datab : integer := 3; constant_widthb : integer := 4;

library verilog; use verilog.vl_types.all; entity nand_fd is generic( init_val : string := "0"; c_enable_rlocs : integer := 1; no : integer := 0;

library verilog; use verilog.vl_types.all; entity saddcevht is generic( create_rpm : integer := 0; port_width : integer := 8 ); port( a : in

library verilog; use verilog.vl_types.all; entity mux4vht is generic( create_rpm : integer := 0; port_width : integer := 8 ); port( d0 : in

library verilog; use verilog.vl_types.all; entity sqrootvht is generic( input_width : integer := 8; output_width : integer := 8 ); port( din : in

library verilog; use verilog.vl_types.all; entity and_a_notb_fd is generic( init_val : string := "0"; c_enable_rlocs : integer := 1; no : integer := 0

library verilog; use verilog.vl_types.all; entity vfft32_complex_reg_conj_v2_0 is generic( b : integer := 16 ); port( clk : in vl_logic;

library verilog; use verilog.vl_types.all; entity vfft32_flip_flop_ainit_sclr_v2_0 is generic( ainit_val : string := "1" ); port( d : in vl_logic;